


Name: Solutions

Lab Section:

For all transistors:  $L_{min} = 1 \mu m, W_{min} = 1 \mu m, V_{Tp} = -1 V, \mu_p C_{ox} = (1/7) \times 10^{-3} A/V^2, \lambda_p = 0.0V^{-1}, V_{Tn} = 1 V, \mu_n C_{ox} = (1/2) \times 10^{-3} A/V^2, \lambda_n = 0.0V^{-1}.$


**Problem 1 (5 points)** Design a four-input static CMOS logic gate which implements the Boolean expression  $F = A \cdot B \cdot C \cdot D$ . Clearly label all inputs, outputs, and power supply connections. Pick sizes for the transistors such that the worst case rise and fall times of the output are equal to a minimum-sized inverter.



$W_p = \frac{2}{7} \mu m, L_p = 1 \mu m$  (1pt.)  
 $W_n = 4 \mu m, L_n = 1 \mu m$  (1pt.)

(3pts.)

**Problem 2 (5 points)** A step input is applied at time  $t=0$  to the loaded inverter with dimensions and initial conditions as shown below. What is the current  $I_L$  immediately after the step is applied?



$V_{gs,n} = -0.5V < V_{Tn} = 1V$  cutoff (1pt.)  
 $V_{gs,p} = -5.5V < V_{Tp} = -1V$   
 $V_{ds,p} = -5V < V_{ds,p} - V_{Tp} = -4.5V$  sat (1pt.)  
 $I_L = I_{ds,p}$   
 $= \frac{\mu_p C_{ox}}{2} (V_{gs,p} - V_{Tp})^2 \left(\frac{L}{W}\right)$  (2pts.)  
 $= \frac{1}{2} \left(\frac{7}{1} \frac{mA}{V^2}\right) \left(\frac{1}{5}\right) (-5.5V - (-1V))^2$   
 $= 7.23 mA$  (3pt.)