

# EEC 118 Spring 2009 Midterm

Rajeevan Amirtharajah  
Dept. of Electrical and Computer Engineering  
University of California, Davis

May 4, 2009

This examination is closed book and closed notes. Some formulas which you may find useful are listed in the back of the exam. Calculators are allowed, however using the calculator's function memory to store course related material is NOT allowed and constitutes cheating on this exam.

For all problems, state any assumptions you make, show all work, and clearly mark your answers. Correct but unclear or ambiguous answers will not receive full credit.

Excerpts from the UC Davis Code of Academic Conduct state:

1. Each student should act with personal honesty at all times.
2. Each student should act with fairness to others in the class. This means, for example, that when taking an examination, students should not seek an unfair advantage over other classmates through cheating or other dishonest behavior.
3. Students should take group as well as individual responsibility for honorable behavior. This includes notifying the instructor or TA if you observe cheating.

I understand the honor code and agree to be bound by it.

Signature:

Name (printed): *Solutions*

Lab Section:

## Grading:

Problem	Maximum	Score
1	8	
2	16	
3	15	
4	16	
Total	55	

# 1 Transistor Biasing




Figure 1: FET biasing circuit.

**Problem 1.1 (8 points)** Consider the NMOS bias circuit shown in Figure 1. Suppose we know that for the NMOS under bias,  $V_{T0} = 1V$ ,  $W/L = 4/1$ ,  $\gamma = 0.35V^{1/2}$ ,  $\lambda = 0 V^{-1}$ ,  $\mu C_{ox} = 350 \mu A/V^2$ , and  $-2\Phi_F = 0.6 V$ . Given that  $V_0 = 3V$  and  $V_1 = -2V$ , find the following:

- $V_{Tn} = 1.293V$
- $I_0 = 1.69mA$

$$V_{Tn} = V_{T0} + \gamma \left( \sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right) \quad V_{SB} = -V_1 = 2V \quad (1 \text{ pt.})$$

$$= 1V + 0.35 V^{1/2} \left( \sqrt{|0.6V + 2V|} - \sqrt{0.6V} \right) \quad (1 \text{ pt.})$$

$$= 1.293V \quad (1 \text{ pt.})$$

$$V_{DS} = V_{DD} = 1V \quad V_{GS} - V_{Tn} = V_0 - V_{Tn} = 3V - 1.293V = 1.707V > V_{DS}$$

$$\Rightarrow \text{linear} \quad (1 \text{ pt.})$$

$$I\phi = \frac{\mu C_{ox}}{2} \left( \frac{W}{L} \right) \left[ 2(V_{GS} - V_{Tn})V_{DS} - V_{DS}^2 \right] \quad (1 \text{ pt.})$$

$$= \frac{\mu C_{ox}}{2} \left( \frac{W}{L} \right) \left[ 2(V_0 - V_{Tn})V_{DD} - V_{DD}^2 \right] = \frac{350 \mu A/V^2}{2} \left( \frac{4}{1} \right) \left[ 2(1.707V)1V - 1V^2 \right] \quad (1 \text{ pt.})$$

$$= 1.69 mA$$

Problem 1.1 (cont.)

## 2 Inverter

Assume all transistor  $W/L$  ratios are as shown in Figure 2 and the following transistor and supply voltage characteristics:

$$\begin{array}{ll}
 V_{DD} = 5 \text{ V} & \lambda = 0.02 \text{ V}^{-1} \\
 V_{T0,n} = 0.9 \text{ V} & V_{T0,p} = -0.9 \text{ V} \\
 \gamma_n = 0.3 \text{ V}^{1/2} & \gamma_p = 0.3 \text{ V}^{1/2} \\
 \mu_n C_{ox} = 250 \times 10^{-6} \text{ A/V}^2 & \mu_p C_{ox} = 100 \times 10^{-6} \text{ A/V}^2
 \end{array}$$




Figure 2: CMOS inverter.

**Problem 2.1 (2 points)** What is  $V_{OL}$  (approximately) for the inverter circuit in Figure 2? Justify your answer.

Need  $V_{GS} = V_{out} \geq V_{T,n}$  to be out of cutoff, so (1 pt.)

$$\boxed{V_{OL} \approx V_{T0,n} = 0.9 \text{ V}} \quad (1 \text{ pt.})$$

**Problem 2.2 (8 points)** Find  $W/L$  for the PMOS in Figure 2 such that  $V_{OH} = 4.5 \text{ V}$ .

$$V_{OH} = 4.5 \text{ V} = V_{out} \text{ when } V_{in} = 0 \text{ V}$$

$$\text{NMOS saturation } V_{GS,n} = 4.5 \text{ V}, V_{GS,n} - V_{T,n} = 3.6 \text{ V} < V_{DS} = 4.5 \text{ V} \quad (1 \text{ pt.})$$

$$\text{PMOS linear } V_{GS,p} = -5 \text{ V}, V_{GS,p} - V_{T,p} = -4.1 \text{ V} < V_{DS,p} = -0.5 \text{ V} \quad (1 \text{ pt.})$$

Problem 2.2 (cont.)

$$I_{D_S,n} = I_{D_S,p} \quad (1 \text{ pt.})$$

$$\frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right)_n (V_{GS,n} - V_{T,n})^2 (1 + \lambda V_{DS,n}) = \frac{\mu_p C_{ox}}{2} \left(\frac{W}{L}\right)_p [2(V_{GS,p} - V_{T,p})V_{DS,p} - V_{DS,p}^2] \quad (2 \text{ pts.})$$

$$\frac{250 \mu\text{A}/\text{V}^2}{2} \left(\frac{3}{1}\right) (4.5\text{V} - 0.9\text{V})^2 (1 + 0.02\text{V}^{-1} \cdot 4.5\text{V}) =$$

$$\frac{100 \mu\text{A}/\text{V}^2}{2} \left(\frac{W}{L}\right)_p [2(-5\text{V} - -0.9\text{V})(-0.5\text{V}) - (-0.5\text{V})^2] \quad (2 \text{ pts.})$$

$$\boxed{\left(\frac{W}{L}\right)_p = 27.52/1} \quad (1 \text{ pt.})$$

Alternative: assume  $V_{in} = V_{OL} = 0.9\text{V}$ , PMOS still lin

$$I_{D_S,p} = \frac{100 \mu\text{A}/\text{V}^2}{2} \left(\frac{W}{L}\right)_p [2(-4.1\text{V} - -0.9\text{V})(-0.5\text{V}) - (-0.5\text{V})^2]$$

$$\Rightarrow \left(\frac{W}{L}\right)_p = 35.91/1$$

(1 pt. answer,  
1 pt. justification)

**Problem 2.3 (2 points)** Suppose that the only capacitances in the circuit of Figure 2 are the parasitic capacitances of the NMOS transistor. If the NMOS width  $W$  is doubled such that  $W/L = 6/1$ , what happens to the inverter fall time  $t_f$  (circle one)? Justify your answer.

- $t_f$  almost doubles
- $t_f$  is almost cut in half
- $t_f$  stays about the same

$$C_{out} = C_{gs,n} + C_{db,n} \quad (C_{gd,n} \text{ shorted out})$$
$$= C_{ox}WL \left(\frac{2}{3}\right) + C_jWL_D + C_{jsw}(W + 2L_D) \quad L_D \equiv \text{diffusion length}$$

$$\sim 2X \text{ if } W=6$$

$$I_{D_{s,n}} \propto \left(\frac{W}{L}\right) \sim 2X \text{ if } W=6$$

$$\Delta t = \frac{C_{out} \Delta V}{I_{D_{s,n}}} \sim \text{same}$$

**Problem 2.4 (2 points)** Under the same assumptions as Problem 2.3, if the NMOS width  $W$  is doubled such that  $W/L = 6/1$ , what happens to the inverter rise time  $t_r$  (circle one)? Justify your answer.

- $t_r$  almost doubles
- $t_r$  is almost cut in half
- $t_r$  stays about the same

$C_{out}$  almost doubles, but  $I_{D_{s,p}}$  stays same or net current to  $C_{out}$  decreases since  $I_{D_{s,n}}$  increases. Either way,  $t_r$  must increase.

**Problem 2.5 (2 points)** Under the same assumptions as Problem 2.3, if the NMOS  $W/L$  is doubled to 6/1, what happens to  $V_{OH}$  as you designed in Problem 2.2 (circle one)? Justify your answer.

- $V_{OH}$  increases
- $V_{OH}$  decreases
- $V_{OH}$  stays the same

$I_{D_{s,n}}$  for any  $V_{out} > V_{T,n}$  increases, so  $I_{D_{s,p}}$  must increase implying higher  $V_{D_{s,p}}$ .

A	B	C	F
0	X	X	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0


Table 1: Truth table for function  $F$ .

### 3 Static CMOS Logic Design

**Problem 3.1 (2 points)** Consider the function  $F$  represented by truth Table 1. Write a Boolean expression for the logic function  $F$ .

$$F = \overline{A \cdot (B + C)}$$

**Problem 3.2 (6 points)** Design a single multiple input CMOS logic gate which implements  $F$ . You may assume that both true and complement versions of the input signals are available (i.e.,  $A, \bar{A}, B, \bar{B}, C, \bar{C}$ )



Other solutions possible ...

4 pts. FETs + inputs

2 pts output,  $V_{DD}$ ,  $gnd$

1 pt. ea. Sizes

**Problem 3.3 (6 points)** Assume a minimum-sized inverter has PMOS ratio  $W_P/L = 4/1$  and NMOS ratio  $W_N/L = 2/1$ . Choose appropriate  $W/L$  ratios for the transistors in your circuit of Problem 3.2 such that the worst case rise and fall times are the same as a minimum-sized inverter. Indicate the sizes in your schematic above. Be sure to minimize the total area of the transistors.

**Problem 3.4 (1 point)** How many **other** implementations of logic function  $F$  can you think of which use the same number of transistors as your design?

2 (swap B+C PMOS in pullup, swap top + bottom in pulldown)



## 4 Static CMOS Logic Analysis

For this problem, assume the transistor characteristics as shown in Table 2.

Parameter	NMOS	PMOS
$V_{T0}$	1.0 V	-0.9 V
$\mu C_{ox}$	$300 \mu\text{A}/\text{V}^2$	$100 \mu\text{A}/\text{V}^2$
$\gamma$	0	0
$\lambda$	$0.0 \text{ V}^{-1}$	$0.0 \text{ V}^{-1}$
$V_{DD}$	3.3 V	

Table 2: Problem 4 Transistor Parameters.




Figure 3: CMOS logic gate. All dimensions in microns.

**Problem 4.1 (1 point)** Write a Boolean algebra expression for the function  $F$  computed by the static CMOS logic gate shown in Figure 3.

$$F = \overline{A \cdot B} = \overline{A} + \overline{B} \quad (\text{other more complex expressions possible...})$$

**Problem 4.2 (2 points)** For the circuit shown in Figure 3 and assuming the only relevant capacitance is at output  $F$ , what set of input values gives the worst case rise time? Justify your answer.

$A = \phi$  or  $B = \phi$ , output pulled up through two series PMOS  
(1 pt.) (1 pt.)

**Problem 4.3 (2 points)** What set of input values gives the worst case fall time? Justify your answer.

$A = B = 1$ , only combination which pulls output low  
(1 pt.) (1 pt.)

**Problem 4.4 (7 points)** Assume the capacitance at output  $F$  is 100 fF. Find the worst case fall time  $t_f$  using the switch  $RC$  model. Compute an average "ON" resistance using two resistance values, one at the beginning of the output falling transition and one at the end of the output falling transition, as specified in the definition of  $t_f$ .

NMOS equivalent  $(W/L) = 2/1$

$I_{D5,n} (V_{out} = 0.9V_{DD})$  NMOS sat  $V_{GS} = 3.3V$ ,  $V_{DS} = 0.9(3.3V) = 2.97V >$  (1 pt.)  
 $V_{GS} - V_{T,n} = 2.3V$

$$I_{D5,n} = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right) (V_{GS} - V_{T,n})^2 = \frac{300 \mu A/V^2}{2} \left(\frac{2}{1}\right) (3.3V - 1V)^2 = 1.587 \text{ mA} \quad (1 \text{ pt.})$$

$$R_1 = \frac{V_{DS,n}}{I_{D5,n}} = \frac{2.97V}{1.587 \text{ mA}} = 1.871 \text{ k}\Omega \quad (1 \text{ pt.})$$

$I_{D5,n} (V_{out} = 0.1V_{DD})$  NMOS lin  $V_{GS} = 3.3V$ ,  $V_{DS} = 0.33V < 2.3V = V_{GS} - V_{T,n}$  (1 pt.)

$$I_{D5,n} = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right) [2(V_{GS} - V_{T,n})V_{DS} - V_{DS}^2] = \frac{300 \mu A/V^2}{2} \left(\frac{2}{1}\right) [2(3.3V - 1.0V)^2(0.33V) - (0.33V)^2] \quad (1 \text{ pt.})$$


$$= 422.7 \mu A$$

$$R_2 = \frac{V_{DS,n}}{I_{D5,n}} = \frac{0.33V}{422.7 \mu A} = 780.6 \Omega \quad (1 \text{ pt.}) \quad R_n = \frac{R_1 + R_2}{2} = 1.326 \text{ k}\Omega$$

$$t_f = 2.2 R_n C_{out} = 2.2 (1.326 \text{ k}\Omega) (100 \text{ fF}) = \boxed{292 \text{ ps}} \quad (1 \text{ pt.})$$

Problem 4.4 (cont.)

**Problem 4.5 (4 points)** Draw the schematic for a static CMOS logic gate which computes the same function as the circuit in Figure 4.1 but uses only four transistors. You do **not** need to find  $W/L$  for the transistors in your circuit.



or equivalent ...

3 pts FETs + inputs  
1 pt.  $V_{DD}$ , F, gnd

## Miscellaneous Formulas

### MOSFET Threshold Voltage

$$V_T = V_{T0} + \gamma \cdot \left( \sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right)$$
$$\gamma = \frac{\sqrt{2q \cdot N_A \cdot \epsilon_{Si}}}{C_{ox}}$$

### CMOS Inverter Switching Threshold

$$V_{TH} = \frac{V_{T0,n} + \sqrt{\frac{1}{k_R}} \cdot (V_{DD} - |V_{T0,p}|)}{\left(1 + \sqrt{\frac{1}{k_R}}\right)}$$

### CMOS Inverter Propagation Delay Times

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T,n})} \left[ \frac{2V_{T,n}}{V_{DD} - V_{T,n}} + \ln \left( \frac{4(V_{DD} - V_{T,n})}{V_{DD}} - 1 \right) \right]$$
$$\tau_{FLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T,p}|)} \left[ \frac{2|V_{T,p}|}{V_{DD} - |V_{T,p}|} + \ln \left( \frac{4(V_{DD} - |V_{T,p}|)}{V_{DD}} - 1 \right) \right]$$

### Switch Model Propagation Delay Times

$$t_{PHL} = 0.69R_nC_L$$

$$t_{PLH} = 0.69R_pC_L$$

$$t_f = 2.2R_nC_L$$

$$t_r = 2.2R_pC_L$$

### Junction Capacitances

$$C_{j0} = \sqrt{\frac{\epsilon_{Si} \cdot q}{2}} \left( \frac{N_A N_D}{N_A + N_D} \right) \frac{1}{\phi_0}$$

$$C_j(V) = \frac{AC_{j0}}{\left(1 - \frac{V}{\phi_0}\right)^m}$$

$$C_{eq} = AC_{j0}K_{eq}$$