


EEC 116 Lecture: Transmission Gate Logic

**Rajeevan Amirtharajah
University of California, Davis**


**Jeff Parkhurst
Intel Corporation**

Transmission Gate Logic



- **NMOS and PMOS connected in parallel**
- **Allows full rail transition – ratioless logic**
- **Equivalent resistance relatively constant during transition**
- **Complementary signals required for gates**
- **Some gates can be efficiently implemented using transmission gate logic (XOR in particular)**


Equivalent Transmission Gate Resistance



- **For a rising transition at the output (step input)**
 - NMOS sat, PMOS sat until output reaches $|V_{TP}|$
 - NMOS sat, PMOS lin until output reaches $V_{DD} - V_{TN}$
 - NMOS off, PMOS lin for the final $V_{DD} - V_{TN}$ to V_{DD} voltage swing

Equivalent Resistance

- Equivalent resistance R_{eq} is parallel combination of $R_{eq,n}$ and $R_{eq,p}$
- R_{eq} is relatively constant



Resistance Approximations

- **To estimate equivalent resistance:**
 - Assume both transistors in linear region
 - Ignore body effect
 - Assume voltage difference (V_{DS}) is small

$$R_{eq,n} \approx \frac{1}{k_n (V_{DD} - V_{tn})} \qquad R_{eq,p} \approx \frac{1}{k_p (V_{DD} - |V_{tp}|)}$$

$$R_{eq} \approx \frac{1}{k_n (V_{DD} - V_{tn}) + k_p (V_{DD} - |V_{tp}|)}$$

Equivalent Resistance – Region 1

- **NMOS saturation:**

$$R_{eq,n} = \frac{(V_{DD} - V_{out})}{\frac{1}{2} k_n (V_{DD} - V_{out} - V_{tn})^2}$$

- **PMOS saturation:**

$$R_{eq,p} = \frac{(V_{DD} - V_{out})}{\frac{1}{2} k_p (-V_{DD} - V_{tp})^2}$$

Equivalent Resistance – Region 2

- **NMOS saturation:**

$$R_{eq,n} = \frac{(V_{DD} - V_{out})}{\frac{1}{2} k_n (V_{DD} - V_{out} - V_{tn})^2}$$

- **PMOS linear:**

$$\begin{aligned} R_{eq,p} &= \frac{2(V_{DD} - V_{out})}{k_p \left(2(V_{DD} - |V_{TP}|)(V_{DD} - V_{out}) - (V_{DD} - V_{out})^2 \right)} \\ &= \frac{2}{k_p \left[2(V_{DD} - |V_{TP}|) - (V_{DD} - V_{out}) \right]} \end{aligned}$$

Equivalent Resistance – Region 3

- **NMOS cut off:**

$$R_{eq,n} = \infty$$


- **PMOS linear:**

$$R_{eq,p} = \frac{2}{k_p [2(V_{DD} - |V_{TP}|) - (V_{DD} - V_{out})]}$$

Transmission Gate Logic

- **Useful for multiplexers (select between multiple inputs) and XORs**
- **Transmission gate implements logic function $F = A \text{ if } S$**
 - If S is 0, output is floating, which should be avoided
 - Always make sure one path is conducting from input to output
- **Only two transmission gates needed to implement $A\bar{S} + \bar{A}S$**
 - Transmission Gate 1: $A \text{ if } \bar{S}$
 - Transmission Gate 2: $\bar{A} \text{ if } S$

Transmission Gate XOR



- If $S = 0$, $F = A$ and when $S = 1$, $F = \sim A$

Transmission Gate Multiplexer

