A Case for Interconnect-Aware Architectures

Naveen Muralimanohar, Rajeev Balasubramonian School of Computing, University of Utah

Work supported in part by NSF award CCF-0430063 and NSF CAREER award CCF-0545959

The data network continues to

employ a grid network.

Abstract

In future multi-core chips, a large fraction of chip area will be dedicated for cache hierarchies and interconnects between various cache components. Large caches will likely be partitioned into many banks, connected by an on-chip network. We show results for a design space exploration of non-uniform cache architecture (NUCA) organizations. We make a case for a heterogeneous interconnect architecture where each link is composed of different wire types.

Key Observations

- Network parameters (wire/router type) have a major impact on cache access latency
- · Parts of a message are more important than others
- Wires can be designed in a variety of ways



Contributions

Design Space Exploration: CACTI tool extensions to model average network and bank delay/power for each cache bank size

Cache Access Optimizations: Low latency wires carry a subset of the address to initiate prefetch out of a cache bank

Hybrid Architectures: The address network employs low-latency wires and a combination of buses and point-to-point links



Shared bus

For more details and related work (HPCA 2005, ISCA 2006), visit: Draft paper: http://www.cs.utah.edu/~raieev/pubs/draft06.pdf Related papers: http://www.cs.utab.edu/~rajeev/research.html