#### Lecture 10 Thread Level Parallelism (3) EEC 171 Parallel Architectures John Owens UC Davis

## Credits

- © John Owens / UC Davis 2007–9.
- Thanks to many sources for slide material: Computer Organization and Design (Patterson & Hennessy) © 2005, Computer Architecture (Hennessy & Patterson) © 2007, Inside the Machine (Jon Stokes) © 2007, © Dan Connors / University of Colorado 2007, © Kathy Yelick / UCB 2007, © Wen-Mei Hwu/David Kirk, University of Illinois 2007, © David Patterson / UCB 2003–7, © John Lazzaro / UCB 2006, © Mary Jane Irwin / Penn State 2005, © John Kubiatowicz / UCB 2002, © Krste Asinovic/Arvind / MIT 2002, © Morgan Kaufmann Publishers 1998.

## Transition to Today's Topic

- Last week we looked at machines that were optimized for running many thread-parallel programs in parallel.
- Today we are looking at how to run one program with many threads in parallel.
  - Why is this harder?

# Outline

- Overview of parallel machines (~hardware) and programming models (~software)
  - Shared memory
  - Shared address space
  - Message passing
  - Data parallel
  - Clusters of SMPs
  - Grid
- Parallel machine may or may not be tightly coupled to programming model
  - Historically, tight coupling
  - Today, portability is important
- Trends in real machines

## A generic parallel architecture



Where is the memory physically located? Is it connected directly to processors? What is the connectivity of the network?

## Centralized vs. Distributed Memory



**Centralized Memory** 

#### **Distributed Memory**

## What is a programming model?

![](_page_6_Picture_1.jpeg)

Specification model (in domain of the application)

**Programming model** 

Computational model (representation of computation)

Cost model (how computation maps to hardware)

#### • Is a programming model a language?

- Programming models allow you to express ideas in particular ways
- Languages allow you to put those ideas into practice

![](_page_7_Picture_1.jpeg)

- *Identify* concurrency in task
  - Do this in your head
- Expose the concurrency when writing the task
  - Choose a programming model and language that allow you to express this concurrency

#### • *Exploit* the concurrency

- Choose a language and hardware that together allow you to take advantage of the concurrency

- Programming model is made up of the languages and libraries that create an abstract view of the machine
- Control
  - How is parallelism created?
  - What orderings exist between operations?
  - How do different threads of control synchronize?

- Programming model is made up of the languages and libraries that create an abstract view of the machine
- Data
  - What data is private vs. shared?
  - How is logically shared data accessed or communicated?

- Programming model is made up of the languages and libraries that create an abstract view of the machine
- Synchronization
  - What operations can be used to coordinate parallelism?
  - What are the atomic (indivisible) operations?
    - Next slides

# Segue: Atomicity

- Swaps between threads can happen any time
- Communication from other threads can happen any time
- Other threads can access shared memory any time
- Think about how to grab a shared resource (lock):
  - Wait until lock is free
  - When lock is free, grab it
  - while (\*ptrLock == o);
     \*ptrLock = 1;

# Segue: Atomicity

- Think about how to grab a shared resource (lock):
  - Wait until lock is free
  - When lock is free, grab it
  - while (\*ptrLock == o);
     \*ptrLock = 1;
- Why do you want to be able to do this?
- What could go wrong with the code above?
- How do we fix it?

- Programming model is made up of the languages and libraries that create an abstract view of the machine
- Cost
  - How do we account for the cost of each of the above?

# Simple Example

• Consider applying a function f to the elements of an array A and then computing its sum:

$$\sum_{i=0}^{n-1} f(A[i]) \quad \begin{array}{l} \mathsf{A} = \operatorname{array of all data} \quad \mathsf{A:} \\ \mathsf{fA} = \mathsf{f}(\mathsf{A}) \\ \mathsf{s} = \mathsf{sum}(\mathsf{fA}) \end{array} \quad \begin{array}{l} \mathsf{fA:} \\ \mathsf{fA:} \\ \mathsf{s:} \\ \mathsf{s:$$

- Questions:
  - Where does A live? All in single memory? Partitioned?
  - How do we divide the work among processors?
  - How do processors cooperate to produce a single result?

## Programming Model 1: Shared Memory

- Program is a collection of threads of control.
  - Can be created dynamically, mid-execution, in some languages
- Each thread has a set of private variables, e.g., local stack variables
- Also a set of shared variables, e.g., static variables, shared common blocks, or global heap.
  - Threads communicate implicitly by writing and reading shared variables.
  - Threads coordinate by synchronizing on shared variables

# Shared Memory

![](_page_16_Figure_1.jpeg)

# Simple Example

- Shared memory strategy:
  - small number p << n=size(A) processors
  - attached to single memory
- Parallel Decomposition:
  - Each evaluation and each partial sum is a task.
- Assign n/p numbers to each of p procs
  - Each computes independent "private" results and partial sum.
  - Collect the p partial sums and compute a global sum.

![](_page_17_Picture_9.jpeg)

n-1

i=0

# Simple Example

 $\sum_{i=0}^{n-1} f(A[i])$ 

- Two Classes of Data:
  - Logically Shared

![](_page_18_Picture_4.jpeg)

- The original n numbers, the global sum.
- Logically Private
  - The individual function evaluations.
  - What about the individual partial sums?

#### Shared Memory "Code" for Computing a Sum

![](_page_19_Figure_1.jpeg)

- Each thread is responsible for half the input elements
- For each element, a thread adds that element to the a shared variable s
- When we're done, s contains the global sum

#### Shared Memory "Code" for Computing a Sum

![](_page_20_Figure_1.jpeg)

- Problem is a race condition on variable s in the program
- A race condition or data race occurs when:
  - Two processors (or two threads) access the same variable, and at least one does a write.
  - The accesses are concurrent (not synchronized) so they could happen simultaneously

### Shared Memory Code for Computing a Sum

A 3 5 $f = square$	static int s	5 = 0;	
Thread 1		Thread 2	
 compute f([A[i]) and put in rego reg1 = s reg1 = reg1 + rego	9 0 9	 compute f([A[i]) and put in rego reg1 = s reg1 = reg1 + rego	25 0 25
s = reg1	9	s = reg1 	25

- Assume A = [3,5], f is the square function, and s=o initially
- For this program to work, s should be 34 at the end
- but it may be 34, 9, or 25 (how?)
- The atomic operations are reads and writes
- += operation is not atomic
- All computations happen in (private) registers

## Improved Code for Computing a Sum

Thread 1	<pre>static int s = o;</pre>	Thread 2
local_s1= 0 for i = 0, n/2-1		local_s2 = 0 for i = $n/2$ , n-1
$local_{s1} = local_{s1} + f(A[i])$		$local_{s2} = local_{s2} + f(A[i])$
$S = S + 10Cal_S1$		$S = S + 10Cal_S2$

- Since addition is associative, it's OK to rearrange order
- Most computation is on private variables
- Sharing frequency is also reduced, which might improve speed
- But there is still a race condition on the update of shared s

## Improved Code for Computing a Sum

Thread 1	<pre>static int s = o;</pre>	Thread 2
	static lock lk;	
local_s1= o		local_s2 = o
for i = 0, n/2-1		for i = n/2, n-1
local_s1 = local_s1 + f(A[i])		local_s2= local_s2 + f(A[i])
lock(lk);		lock(lk);
$s = s + local_{s1}$		s = s +local_s2
unlock(lk);		unlock(lk);

- Since addition is associative, it's OK to rearrange order
- Most computation is on private variables
- Sharing frequency is also reduced, which might improve speed
- But there is still a race condition on the update of shared s
- The race condition can be fixed by adding locks (only one thread can hold a lock at a time; others wait for it)

## Machine Model 1a: Shared Memory

- Processors all connected to a large shared memory
  - Typically called Symmetric Multiprocessors (SMPs)
  - SGI, Sun, HP, Intel, IBM SMPs (nodes of Millennium, SP)
  - Multicore chips, except that caches are often shared in multicores

![](_page_24_Figure_5.jpeg)

## Machine Model 1a: Shared Memory

- Difficulty scaling to large numbers of processors
  - <= 32 processors typical
- Advantage: uniform memory access (UMA)
- Cost: much cheaper to access data in cache than main memory.

![](_page_25_Figure_5.jpeg)

# Intel Core Duo

- Based on Pentium M microarchitecture
  - Pentium D dual-core is two separate processors, no sharing
- Private L1 per core, shared
   L2, arbitration logic
- Saves power
  - Share data w/o bus
  - Only one access bus, share

![](_page_26_Figure_7.jpeg)

### Problems Scaling Shared Memory Hardware

- Why not put more processors on (with larger memory?)
  - The memory bus becomes a bottleneck
    - We're going to look at interconnect performance in a future lecture. For now, just know that "busses are not scalable".
  - Caches need to be kept coherent

### Problems Scaling Shared Memory Hardware

- Example from a Parallel Spectral Transform Shallow Water Model (PSTSWM) demonstrates the problem
  - Experimental results (and slide) from Pat Worley at ORNL
  - This is an important kernel in atmospheric models
    - 99% of the floating point operations are multiplies or adds, which generally run well on all processors
    - But it does sweeps through memory with little reuse of operands, so uses bus and shared memory frequently
  - These experiments show serial performance, with one "copy" of the code running independently on varying numbers of procs
    - The best case for shared memory: no sharing
    - But the data doesn't all fit in the registers/cache

### Example: Problem in Scaling Shared Memory

- Performance degradation is a "smooth" function of the number of processes.
- No shared data between them, so there should be perfect parallelism.
- (Code was run for a 18 vertical levels with a range of horizontal sizes.)

![](_page_29_Figure_4.jpeg)

Performance of Spectral Shallow Water Model

Horizontal Resolution (18 vertical levels)

Process scaling on IBM p690

 From Pat Worley, ORNL via Kathy Yelick, UCB

#### Machine Model 1b: Multithreaded Processor

- Multiple thread "contexts" without full processors
- Memory and some other state is shared
- Sun Niagara processor (for servers)
  - Up to 32 threads all running simultaneously
  - In addition to sharing memory, they share floating point units
  - Why? Switch between threads for long-latency memory operations
- Cray MTA and Eldorado processors (for HPC)

![](_page_30_Figure_8.jpeg)

#### Machine Model 1c: Distributed Shared Memory

- Memory is logically shared, but physically distributed
  - Any processor can access any address in memory
  - Cache lines (or pages) are passed around machine
- SGI Origin is canonical example (+ research machines)
  - Scales to 512 (SGI Altix (Columbia) at NASA/Ames)
  - Limitation is cache coherency protocols—how to keep cached copies of the same address consistent

![](_page_31_Figure_7.jpeg)

Cache lines (pages) must be large to amortize overhead locality is critical to performance

#### Programming Model 2: Message Passing

- Program consists of a collection of named processes.
  - Usually fixed at program startup time
  - Thread of control plus local address space—NO shared data.
  - Logically shared data is partitioned over local processes.

![](_page_32_Figure_5.jpeg)

#### Programming Model 2: Message Passing

- Processes communicate by explicit send/receive pairs
  - Coordination is implicit in every communication event.
  - MPI (Message Passing Interface) is the most commonly used SW

![](_page_33_Figure_4.jpeg)

### Computing s = A[1]+A[2] on each processor

• First possible solution—what could go wrong?

Processor 1 xlocal = A[1] send xlocal, proc2 receive xremote, proc2 s = xlocal + xremote Processor 2 xlocal = A[2] send xlocal, proc1 receive xremote, proc1 s = xlocal + xremote

- If send/receive acts like the telephone system? The post office?
- Second possible solution

Processor 1 xlocal = A[1] send xlocal, proc2 receive xremote, proc2 s = xlocal + xremote Processor 2 xlocal = A[2] receive xremote, proc1 send xlocal, proc1 s = xlocal + xremote

• What if there are more than 2 processors?

# MPI-the de facto standard

- MPI has become the de facto standard for parallel computing using message passing
- Pros and Cons of standards

  - The MPI standard is a least common denominator building on mid-8os technology, so may discourage innovation
- Programming Model reflects hardware!

# MPI Hello World

```
int main(int argc, char *argv[])
{
    char idstr[32];
    char buff[BUFSIZE];
    int numprocs;
    int myid;
    int i;
    MPI_Status stat;
```

MPI\_Init(&argc,&argv); /\* all MPI programs start with MPI\_Init; all 'N' processes
exist thereafter \*/
 MPI\_Comm\_size(MPI\_COMM\_WORLD,&numprocs); /\* find out how big the SPMD world is \*/

```
MPI_Comm_rank(MPI_COMM_WORLD,&myid); /* and this processes' rank is */
```

/\* At this point, all the programs are running equivalently, the rank is used to
 distinguish the roles of the programs in the SPMD model, with rank 0 often used
 specially... \*/

# MPI Hello World

```
if(myid == 0)
{
  printf("%d: We have %d processors\n", myid, numprocs);
  for(i=1;i<numprocs;i++)</pre>
  ł
    sprintf(buff, "Hello %d! ", i);
    MPI_Send(buff, BUFSIZE, MPI_CHAR, i, TAG, MPI_COMM_WORLD);
  }
  for(i=1;i<numprocs;i++)</pre>
  ł
    MPI_Recv(buff, BUFSIZE, MPI_CHAR, i, TAG, MPI_COMM_WORLD, &stat);
    printf("%d: %s\n", myid, buff);
  }
```

# MPI Hello World

```
else
{
    /* receive from rank 0: */
    MPI_Recv(buff, BUFSIZE, MPI_CHAR, 0, TAG, MPI_COMM_WORLD, &stat);
    sprintf(idstr, "Processor %d ", myid);
    strcat(buff, idstr);
    strcat(buff, idstr);
    strcat(buff, "reporting for duty\n");
    /* send to rank 0: */
    MPI_Send(buff, BUFSIZE, MPI_CHAR, 0, TAG, MPI_COMM_WORLD);
}
```

```
MPI_Finalize(); /* MPI Programs end with MPI Finalize; this is a weak
synchronization point */
return 0;
```

```
}
```

## Machine Model 2a: Distributed Memory

- Cray T<sub>3</sub>E, IBM SP<sub>2</sub>
- PC Clusters (Berkeley NOW, Beowulf)
- IBM SP-3, Millennium, CITRIS are distributed memory machines, but the nodes are SMPs.
- Each processor has its own memory and cache but cannot directly access another processor's memory.
- Each "node" has a Network Interface (NI) for all communication and synchronization.

![](_page_39_Figure_6.jpeg)

# Tflop/s Clusters

- The following are examples of clusters configured out of separate networks and processor components
  - 72% of Top 500 (Nov 2005), 2 of top 10
- Dell cluster at Sandia (Thunderbird) is #4 on Top 500
  - 8000 Intel Xeons @ 3.6GHz
  - 64TFlops peak, 38 TFlops Linpack
  - Infiniband connection network
- Walt Disney Feature Animation (The Hive) is #96
  - 1110 Intel Xeons @ 3 GHz
  - Gigabit Ethernet
- Saudi Oil Company is #107
- Credit Suisse/First Boston is #108

### Machine Model 2b: Internet/Grid Computing

- SETI@Home: Running on 500,000 PCs
  - ~1000 CPU Years per Day, 485,821 CPU Years so far
- Sophisticated Data & Signal Processing Analysis
- Distributes Datasets from Arecibo Radio Telescope

![](_page_41_Figure_5.jpeg)

![](_page_41_Picture_6.jpeg)

Next Step— Allen Telescope Array

![](_page_41_Picture_8.jpeg)

# Arecibo message

![](_page_42_Figure_1.jpeg)

#### Programming Model 2c: Global Address Space

- Program consists of a collection of named threads.
  - Usually fixed at program startup time
  - Local and shared data, as in shared memory model
  - But, shared data is partitioned over local processes
  - Cost model says remote data is expensive
- Examples: UPC, Titanium, Co-Array Fortran
- Global Address Space programming is an intermediate point between message passing and shared memory

![](_page_43_Figure_8.jpeg)

### Machine Model 2c: Global Address Space

- Cray T<sub>3</sub>D, T<sub>3</sub>E, X<sub>1</sub>, and HP Alphaserver cluster
- Clusters built with Quadrics, Myrinet, or Infiniband
- The network interface supports RDMA (Remote Direct Memory Access)
  - NI can directly access memory without interrupting the CPU
  - One processor can read/write memory with one-sided operations (put/get)
  - Not just a load/store as on a shared memory machine
    - Continue computing while waiting for memory op to finish
  - Remote data is typically not cached locally

![](_page_44_Figure_9.jpeg)

Global address space may be supported in varying degrees

## Programming Model 3: Data Parallel

- Single thread of control consisting of parallel operations.
- Parallel operations applied to all (or a defined subset) of a data structure, usually an array
  - Communication is implicit in parallel operators
  - Elegant and easy to understand and reason about
  - Coordination is implicit—statements executed synchronously
  - Similar to Matlab language for array operations
- Drawbacks:
  - Not all problems fit this model
  - Difficult to map onto coarse-grained machines

A = array of all data fA = f(A) s = sum(fA)

![](_page_45_Figure_11.jpeg)

## Programming Model 4: Hybrids

- These programming models can be mixed
  - Message passing (MPI) at the top level with shared memory within a node is common
  - New DARPA HPCS languages mix data parallel and threads in a global address space
  - Global address space models can (often) call message passing libraries or vice versa
  - Global address space models can be used in a hybrid mode
    - Shared memory when it exists in hardware
    - Communication (done by the runtime system) otherwise

## Machine Model 4: Clusters of SMPs

- SMPs are the fastest commodity machine, so use them as a building block for a larger machine with a network
- Common names:
  - CLUMP = Cluster of SMPs
  - Hierarchical machines, constellations
- Many modern machines look like this:
  - Millennium, IBM SPs, ASCI machines
- What is an appropriate programming model for #4?
  - Treat machine as "flat", always use message passing, even within SMP (simple, but ignores an important part of memory hierarchy).
  - Shared memory within one SMP, but message passing outside of an SMP.