

CURRICULUM VITAE

NAME: ROBERT W. BOWER

EDUCATION:

Primary and Secondary Education: Los Angeles, California
Served in the United States Air Force from 1954 to 1958
AB Honors Physics-University of California, Berkeley-1962
MS EE-California Institute of Technology-1963
Ph.D. Applied Physics-California Institute of Technology-1973

PROFESSIONAL EXPERIENCE:

1994- Expert witness in device physics and high technology patent cases before federal court of the U.S.A.
2009-2011 Senior Director Product Innovation, EPIR Technologies
2008- Member of the Strategy Advisory Board EPIR Technologies
2003- President of Bower Technology Inc. (BTI)
2003- Distinguished Visiting Fellow, Physics Dept. Queens University, Belfast University.
2000- Emeritus Professor, University of California, Davis. Research activities a variety of Ion Cut technologies and structures, in three-dimensional microstructures, semiconductor devices, solid-state sensors and actuators. Direct Bonding and SOI.
1995- President and CEO of Device Concept Inc.
1987-2000 Professor, Electrical and Computer Engineering Department. University of California, Davis. Research activities a variety of Ion Cut structures and Technologies, in three-dimensional microstructures, semiconductor devices, solid-state sensors and actuators. Direct Bonding and SOI.
1986-1987 Visiting Professor-Technical university of Munich. Research in biosensors and recrystallized silicon.
1979-1985 Advanced Micro Devices Inc. Served as a Senior Scientist and Manager of Bipolar Device Technology. In this capacity responsible for all new technology and design development and responsible for maintaining yield, reliability and performance standards on existing products in the division. Earlier work in the MOS division included manager of flash and redundancy technologies and development of nonvolatile RAMS.

- 1977-1978 Associate Professor, Electrical Science and Engineering Department, UCLA. Taught courses in circuit theory, semiconductor devices physics and VLSI methodology.
- 1975-1977 Mnemonics Inc.-General Partner, Vice President and then President of this CCD memory systems company. This company developed the first 64k CCD memory chips.
- 1970-1975 Consultant to TRW, Intel, Honeywell, GCA, AMD, Xerox, Hughes, U.S. Army, Universal Design, Nitron, Motorola, Datapoint, ITT, High Voltage Engineering and Eurocil. this consulting work spanned the areas of metal-semiconductor reliability, ion implantation, MOS memories, CMOS, silicon gate processing and CCD development.
- 1965-1970 Hughes A.C. Assistant Division Manager, MOS Division. Directed engineering and assisted in building MOS business at Hughes, which grew to be the most successful division in this billion-dollar corporation. Manager of the Applied Solid State Research Department of the Hughes Research laboratories. Directed all MOS, Microwave Solid State and Ion Implantation activities. Work in this department led to the commercial use of ion implantation in semiconductor processing. This work provided Hughes with a leadership position in CMOS watch circuitry that allowed them to become the largest producer of watch circuits in the world. The work resulting in the self-aligned gate ion implanted MOSFET was accomplished in this department.

HONORS AND AWARDS:

Elected Life Fellow of the IEEE, 2005

Elected a Fellow of the American Physical Society in 2004, "For the invention and development of the self-aligned gate transistor and major innovative contributions in the CCD, metal silicide and three-dimensional device technologies."

Presented a Distinguished Visiting Fellow Award, Physics Department, Queens University, Belfast. Granted to Researchers with an international reputation in areas of research in Physics at Queens University. Work on innovative methods of creating ion cut structures and technologies.

Presented the Alexander von Humboldt Research Award, April 2001. The Alexander von Humboldt Foundation (AvH) grants Humboldt Research Awards annually to foreign scholars with internationally recognized academic qualifications. The award is intended as a lifelong tribute to the past academic accomplishments of award winners. Work on Ion Cut 3-dimensional structures and processes.

Presented the Distinguished Alumni Award for year 2001 from the California Institute of Technology. This award is the most prestigious honor presented by the Institute. This award was initiated as a part of Caltech's 75th anniversary celebration in 1966 to recognize outstanding contributions of our alumni in business, community and professional life.

Elected a member of the National Academy of Engineering 1999. Dr. Robert W. Bower, Elected Feb. 16, 1999

Election to the National Academy of Engineering is among the highest professional distinctions accorded an engineer. Academy membership honors those who have made "important contributions to engineering theory and practice, including significant contributions to the literature of engineering theory and practice," and those who have demonstrated "unusual accomplishment in the pioneering of new and developing fields of technology."

In 1997, I was inducted as a member of the National Inventors Hall of Fame, for my invention of the self-aligned-gate ion-implanted MOSFET. The National Inventors Hall of Fame had only previously inducted about 130 members including such well know inventors as Edison, Bell, Steinmetz, Fermi, Pasteur, Tesla, Land, Ford, Marconi and Westinghouse. In the field of semiconductor devices and technology only five inventors (related to two inventions) had been previously inducted: Bardeen, Bratten and Shockley for the transistor and Kilby and Noyce for the integrated circuit.

In 1997 the Commerce Department of the United States Government presented Robert W. Bower with the Ronald H. Brown American Innovator Award.

Elected a Fellow of the IEEE in 1986 and later a Life Fellow , "For inventing the self-aligned

gate ion implanted MOSFET and for establishing ion implantation to fabricate semiconductor integrated circuits”.

Elected Semiconductor Hall of Fame, 2003

Elected Hall of Scientists and Inventors

Paper selected as the most significant device paper of the 1966 International Electron Device Meeting (IEDM), “Insulated Gate Field Effect Transistors Fabricated Using the Gate as Source-Drain Mask”. This device is used by the millions in virtually all modern integrated circuits is known as the Self-Aligned Gate (SAG) MOSFET. This appeared in the special 40th Anniversary Commemorative Edition of the IEDM where the most significant and interesting papers of the last 40 years were chosen from 1955 through 1994.

Member: Phi Beta Kappa, Sigma Xi, American Association for the Advancement of Science, American Physical Society.

Scientific Member: Boehmische Physical Society

HIGHLIGHTS OF MY CAREER DESCRIBED IN NUMEROUS PUBLICATIONS AND PATENTS:

- My career began with the invention and development of the Self-Aligned gate FET (SAGFET) The first 18 papers and patents 84, 85, 86, 87, 89, 90, 91, 92 & 93 of this CV describe this work as well as related topics of ion implantation applied to MOS and microwave devices a Several early papers and patents on the subjects of ion implanted semiconductor devices and methods of ion implantation and study of defect structures. The early SAGFET used the yet undeveloped method of ion implantation to produce this device structure. This required the development of an ion implanter (commercial implanters were not yet available), invention of a flood gun for implantation and discovery of a methodology to induce solid state epitaxial regrowth of implanted region.
- In the next phase of my career I developed and utilized RBS and several other analytical techniques to study defects, investigate phase changes and study growth kinetics of semiconductor and metal silicide and aluminide structures. This work was discussed in detail in my PhD thesis at Cal Tech which included an analysis of the widely used Al-Ti-Si contact system. This work is also described publications 19, 20, 23, 24 & 25 in this CV.
- While completing my PhD at Cal Tech I also served as a consultant to TRW where I invented and developed a very high-density form of a CCD called the Offset Gate CCD. This structure was used in surveillance satellites and was to as the key structure in Mnemonics where I served as a general partner and later CEO of this CCD memory company. Publications 26-30 and patents 95 & 96 of this CV described this work.
- I later served as a senior scientist and department manager at AMD where I worked on nonvolatile memory devices and advanced bipolar device technology. This work is described in patents 97-102 of this CV. Other inventions at AMD were kept as trade secrets.
- For a period of years I was a visiting professor at the Technical University in Munich, Germany and a professor at U.C. Davis. During this time my worked focused on wafer bonding, 3-dimensional structures, sensors and actuators, light emission in CMOS structures and then centered on activities related to Ion Cut technology and devices.
- This Ion Cut technology and devices work then continued in Berlin, Germany as an Alexander von Humbolt Research Award winner and Queen's University, Belfast as a Distinguished Visiting Fellow. My work during the years in Munich, UCD, Berlin and Belfast related to Ion Cut technology and devices is described in publications 40-43, 45-47, 49-72 & 75-81 and patents 103-109 & 112-114 in this CV. Light emission is described in patents 110 & 111 in this CV. Sensors and actuators are described in publications 33-39 of this CV.
- My current work is focused on solar cell development and light emission at EPIR technologies. Patent applications related to solar cells include 114-117 where 114

describes Ion Cut used in solar cell formation and 115-117 described methods of forming back contacts and tunnel junctions in tandem II-VI silicon solar cells.

Holder of 30 issued U.S. patents and author of 81 journal publications and conference proceedings. Author of chapters in three books, one on Ion Implantation (15) and two on Vascular Access Surgery (31).

RECENT OUTSIDE ACTIVITIES:

1. Invited to present the National Academy of Engineering Grand Challenges presentation entitled “The Challenges of Economical Solar Energy” at NMSU, March 2011.
2. Reviewer, National Research Council reports.
3. Reviewer APS journals
4. Guest Editor MRS Bulletin on SOI Technologies.
5. Invited participant in the Helsinki Materials Conference. Presentation on Ion Implantation and Ion Cut in Formation of 3-D structures.
6. NSF Reviewer.
7. Member IEEE Intellectual Property Committee
8. Invited to write Materials Science and Engineering Report (Elsevier) entitled “Low Temperature Direct Bonding”.
9. Invited Speaker at the Beijing International Conference on Solid-State and Integrated Circuit Technology Oct. 21-23, 1998.
10. Invited paper MRS Bulletin, Tong and Bower, “Advances in Smart Cut Technology” Dec. 1998
11. Recent Invited Speaker, Berlin, Gottenberg, Hong Kong, Auckland, 2002-2008 on Ion Cut technologies, 3-dimensional circuits and light emission from silicon integrated circuits

LISTING OF PUBLICATIONS AND PATENTS:

1. R. W. Bower, R. Baron, J. W. Mayer and O. J. Marsh, DEEP (1-10 μm) PENETRATION OF ION-IMPLANTED DONORS IN SILICON. Applied Physics Letters, Vol. 9, No. 5, pp. 203-205, 1966.
2. R. W. Bower and H. G. Dill INSULATED GATE FIELD EFFECT TRANSISTORS FABRICATED USING THE GATE AS SOURCE-DRAIN MASK, Paper 16.6 International Electron Device Meeting, Washington, D.C., 1966.
3. J. W. Mayer, O. J. Marsh, R. Mankarious and R. Bower, Zn AND Te IMPLANTATIONS INTO GaAs, Journal of Applied Physics, Vol. 38, No. 4, pp. 1975-1976, 1967.
4. Ramzy G. Mankarious, Robert S. Ying, Robert W. Bower and David L. English HIGH POWER IMPATT DIODES UTILIZING ION IMPLANTATION, Paper 7.2 International Electron Devices Meeting, October 1967.
5. R. W. Bower, H. G. Dill and K. G. Aubuchon, "Characterization of MOSFETS formed by the Gate Masked Ion Implantation Technique" Paper 6.7, IEEE International Electron Devices Meeting Oct. 1967.
6. R. W. Bower, H. G. Dill, K. G. Aubuchon and S. A. Thompson. MOS FIELD EFFECT TRANSISTORS FORMED BY GATE MASKED ION IMPLANTATION. IEEE Transactions on Electron Devices, Vol. ED-15, No. 10, pp. 757-761, 1968.
7. R. W. Bower, K. G. Aubuchon and H. G. Dill, "Ion Implantation Techniques promise High Speed MOS Ics," Paper 14.7, IEEE International Electron Devices Meeting, Oct. 1968.
8. Robert S. Ying, Ramzy G. Mankarious, David L. English, Robert W. Bower and Leo E. Coerver CHARACTERIZATION OF ION-IMPLANTED IMPATT OSCILLATORS, IEEE Journal of Solid-State Circuits, Vol. SC-3 No. 3, September 1968.
9. R. S. Ying, R. G. Mankarious and R. W. Bower. HIGH-EFFICIENCY SUBHARMONIC OSCILLATIONS FOR SILICON DIODES AT FREQUENCIES UP TO 6 Ghz. IEEE Journal of Solid-State Circuits, Vol. SC-4, No. 6, pp. 388-391, 1969.
10. H. G. Dill, R. W. Bower, K. G. Aubuchon and T. N. Toombs ANOMALOUS BEHAVIOR IN STACKED-GATE MOS TETRODES Technical Paper WPM 4.4 ISSCC 1969, pp. 44-45.
11. R. W. Bower, H. G. Dill and M. R. MacPherson, 'Characterization of Ion-Implanted Planar Junctions', Paper 171, Electrochemical. Soc. Meeting Oct. 1969. Detroit,

Michigan.

12. N. E. Moyer, R. W. Bower and H. G. Dill, 'High-Speed MOS Integrated Circuits Utilizing Ion-Implantation', pp. 180-182, GOMAC Conference, Sept. 1969.
13. R. W. Bower 'Applications of Ion Implantation Doping to the Planar MOS Integrated Circuit Technology', NEREM RECORD 1969, pp. 120-121.
14. L. O. Bauer, R. W. Bower, E. Wolf, R. Haldman and R. Burns, "Junction Field Effect Microwave Switch Fabricated with Electron Beam Exposure and Ion Implantation Doping", Paper 20.4, IEDM, 1969.
15. R. W. Bower, DEVICE CONSIDERATIONS AND APPLICATIONS - Ion Implantation in Semiconductors, Academic Press, Chapter 6, pp. 224-249, 1970.
16. E. D. Wolf, L. O. Bauer, R. W. Bower, H. L. Garvin and C. R. Buckley. 'Electron Beam and Ion Beam Fabricated Microwave Switch'. IEEE Transactions on Electron Devices, Vol. ED-17, No. 6, pp. 446-449, 1970.
17. H. G. Dill, R. W. Bower and T. N. Toombs. 'Ion-Implanted MOS Technology', pp. 349-361, Ion Implantation Ed by F. Eisen and L. Chadderton, Gordon and Breach Science Publishers, 1970.
18. Robert W. Bower, 'Applications of the Ion Implantation Technology to Semiconductor Devices', Invited Paper, Colloque International Sur La Microelectronique Avancee', Proceedings, April 1970.
19. R. W. Bower and J. W. Mayer. GROWTH KINETICS OBSERVED IN THE FORMATION OF METAL SILICIDES ON SILICON. Appl. Phys. Lett., Vol. 20, No. 9, pp. 359-361, 1971.
20. J.M. Caywood, R.W. Bower, C.F. Lai, and J.W. Mayer, Study of Low Temperature Pd Migration Utilizing MeV He+ Backscattering, Bulletin Amer. Phys. Soc. 16, 417 (1971).
21. A. M. Mohsen, R. W. Bower, and T. C. McGill. 'Overlapping-Gate Buried-Channel Charge-Coupled Devices', Electronics Letters, Vol. 9, No. 17, pp. 396-398. 1974.
22. R. W. Bower, T. A. Zimmerman and A. M. Mohsen. A HIGH DENSITY OVERLAPPING GATE CHARGE COUPLED DEVICE ARRAY Paper 2.6, IEEE International Electron Devices Meeting, Oct. 1973.
23. D. Sigurd, R. W. Bower, W. F. Van Der Weg and J. W. Mayer. CHARACTERIZATION OF POLYCRYSTALLINE LAYERS BY CHANNELLING

- MEASUREMENTS. Thin Solid Films, Vol. 19, pp. 319-328, 1973.
24. R. W. Bower. CHARACTERISTICS OF ALUMINUM-TITANIUM ELECTRICAL CONTACTS ON SILICON. Appl. Phys. Lett., Vol. 23, No. 2, pp. 99-101, 1973.
 25. R. W. Bower, D. Sigurd and R. Scott, FORMATION KINETICS AND STRUCTURE OF Pd₂Si FILM ON Si. Solid-State Electronics, Vol. 16, pp. 1461-1471, 1973.
 26. R. W. Bower, T. A. Zimmerman and A. M. Mohsen. THE TWO-PHASE OFFSET GATE CCD. IEEE Transactions on Electron Devices, ED-22, pp. 70-72, 1974.
 27. R. W. Bower, T. A. Zimmerman, W. H. Huber and W. Y. Lee. 'A 4096 Bit Offset Gate CCD: Some Experimental Results'. Paper 6.7, IEEE International Electron Devices Meeting, Oct. 1974.
 28. R. W. Bower, T. A. Zimmerman and A. M. Mohsen. PERFORMANCE CHARACTERISTICS OF THE OFFSET-GATE CHARGE-COUPLED DEVICE. IEEE Transaction on Electron Devices, ED-22, pp. 72-74, 1975.
 29. Amr M. Mohsen, R. W. Bower, E. M. Wilder and D. M. Erb. A 64-kbit BLOCK ADDRESSED CHARGE-COUPLED MEMORY. IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 1, pp. 49-58, 1976.
 30. Robert W. Bower. CCD LARGE-SCALE MEMORY. Paper 23.1, pp. 1-4, 1976 Wescon Digest of Professional Papers, 1976.
 31. S. E. Wilson, M. L. Owens, R. W. Bower. PHYSIOLOGY OF ARTERIOVENOUS FISTULAS. Vascular Access Surgery, YearBook Medical Publishers, Chapter 6, revised 1985, pp. 101-114.
 32. K. Haberber, P. Panish, R. Buchner, H. Steinberger and R. W. Bower. HIGH THROUGHPUT CO₂ LASER RECRYSTALIZATION FOR 3-D INTEGRATED DEVICES. Proceedings of Energy Pulse and Particle Beam Modification of Materials Conference, Dresden, DDR, 1987.
 33. C. E. Hunt, J. N. Churchill, R. W. Bower and I-W Chao. TRANSIENT SPECTROSCOPY TECHNIQUES IN SILICON ON INSULATOR MATERIALS. Digest of Technical Papers, Euro-SOI'88", March 15, 3 pages, 1988.
 34. R. W. Bower, R. Spencer and D. D. Lee, NONPLANAR SILICON STRAIN SENSORS. 1988 Solid-State Sensors Workshop Journal, June 6-9, Hilton Head, SC, pp. 39-42, 1988.
 35. Michael Schwemberger and Robert W. Bower, "Modulated Enzyme Activity Biosensor", Proceedings of the Biomedical Engineering Symposium, Davis, Calif.

1989.

36. R. L. Smith, R. W. Bower and S. D. Collins. 'Magnetically Actuated, Micromachined Flow Valve'. Transducers 89, The International Symposium of Sensors, Actuators and Transducers.
37. Robert W. Bower, "The Design and Fabrication of a Self-Aligned Rigid Suspended Plate", Transducers 89, The International Symposium of Sensors, Actuators and Transducers.
38. Robert W. Bower, "The Compatibility of PECVD Diamond in the Design and Fabrication of a Self-Aligned Rigid Suspended Plat." Sensors and Actuators, Jan. 1990.
39. R. L. Smith, R. W. Bower and S. D. Collins. 'The Design and Fabrication of a Magnetically Actuated Micromachined Flow Valve'. Sensors and Actuators A, pp. 57-53, 1990.
40. M. S. Ismail, R. W. Bower, J. L. Veteran and O. J. Marsh. "Silicon Nitride Direct Bonding", Electronics Letters, July 1990, Vol. 26, No. 14, pp. 1045-1046.
41. R. W. Bower, M. S. Ismail and S. N. Farrens. "Aligned Wafer Bonding: A Key to Three-Dimensional Microstructures", *Journal of Electronics Materials*, Vol. 20, No. 5, pp. 383-387. June 1991.
42. M. S. Ismail and R. W. Bower, "Technological Considerations of Three-Dimensional CMOS Devices Formed With Aligned Wafer Bonding", Proc. the First Int. Symp. on Semiconductor Wafer Bonding Science, Technology and Applications, Electrochem. Soc. Mtng., Phoenix, AZ, Oct. 13-17, 1991, p. 474.
43. M. S. Ismail and R. W. Bower. "Platinum Silicide Fusion Bonding", *Electronics Letters*, Vol. 27, No. 13, pp. 1153-1155, 1991.
44. R. W. Bower and S. D. Collins, "Fractal Transitions in Diffusion-Limited Cluster Formation". *Physical Review A*, Vol. 43, No. 6, pp. 3165-3167, 1991.
45. R. W. Bower, M. S. Ismail, 'Design Considerations of Digital Pressure Sensor Array', Technical Digest in Int. Conference on Solid-State Sensors and Actuators, San Francisco, CA, pp. 312-314, June 1991.
46. M. S. Ismail, R. W. Bower, 'Digital Pressure-Switch Array With Aligned Silicon Fusion Bonding', *J. Micromech. Microeng.*, 1, pp. 231-236, (1991).
47. S. N. Farrens, B. Roberds, M. C. Boettcher, M. S. Ismail, R. W. Bower, C. Desmond

- and C. E. Hunt, 'Mechanical Testing of Bonded Silicon on Insulator Wafers', presented at Material Research Society Mtng., Boston, MA, Dec. 1991.
48. R. Rofan, R. W. Bower, P. Kelly and J. Getty, "Photoelectric Measurement and Study of Diamond-Like Carbon Thin Films", *Journal of Electronic Materials*, Vol. 21, No. 1, 1992.
 49. M. S. Ismail, R. W. Bower, B. E. Roberds, 'Polysilicon and Titanium Silicide+Polycide Fusion Bonding for 3-D Microdevices Applications', Technical Digest Solid-State Sensor and Actuator Workshop, Hilton Head, SC, pp. 86-89, June 1992.
 50. R. W. Bower, M. S. Ismail and B. E. Roberds, 'Low Temperature Si₃N₄ Direct Bonding'. Published in *Appl. Phys. Lett.*, 28 June 1993 pp. 2485-3487.
 51. R. W. Bower, M. S. Ismail, B. E. Roberds and S. N. Farrens, 'One-Step Direct Bonding Process of Low Temperature Si₃N₄ and TiN Technology'. Conference on Solid-State Sensors and Actuators (Transducers 93), Yokohama, Japan. Published in the *Journal of Transducers 93* June (1993).
 52. Victor H. C. Watt, David Hwang, Mansour Moinpour, Reza Sadjadi, Gabi Neubauer and Robert W. Bower, Surface Roughness Investigation of SiO₂ Deposited from N₂O and SiH₄, *Mat. Res. Soc. Symp.* Vol 355, 1995 Materials Research Society.
 53. Victor H. C. Watt, Robert W. Bower and Mansour Moinpour, "Atomic Force Microscopy, A key to direct wafer bonding", *Journal of Materials Science Letters* 14 (1995) 96-98.
 54. Robert W. Bower, Victor H. C. Watt, Rajagopal Sundararaman and Winnie Chan, Applications of Low Temperature direct Bonding in Microsensor structures, *proc. of the 1994 ISHM Symp.*, Bos., MA, Nov. 15-17
 55. Victor H. C. Watt and Robert Bower, Low Temperature direct bonding of non-hydrophilic surfaces, *Electronic Letts.*, April 1994, Vol. 30, No. 9, 693-695
 56. R. W. Bower, W. Chan, L. Hong and V. H. C. Watt, mechanical properties of low temperature bonded materials. Volume 95-7, pp 107-114, Oct. 1995, Oct. 1995.
 57. V.H.C. Watt, R. Bower, W. Chan, L. Hong, and M. Moinpour, "Direct Bonding of LPCVD Silicon Oxide Thin Films Deposited from N₂O and SiH₄", *Electrochemical Society Proceedings* Volume 95-7, pp573-578, Oct. 1995

58. R.W. Bower, W. Chan, L. Hong, L. LeBoeuf, A. Li , and J. Lee, Optimization of Low Temperature NH₃ Plasma Activated Direct Bonding. Technical Digest Solid-State Sensor and Actuator Workshop, Hilton Head, SC, June 1996
59. Peer reviewed invited conference paper (see Invited talks #5) in The International Photonics Conference Journal PHOTONICS -96. R. Bower, "Low Temperature Direct Bonding Technology in Photonic Devices". pp 145-155, Dec. 1996
60. R. W. Bower & F. Y. -J. Chin, "Low Temperature Direct Silicon Wafer Bonding Using Ar Activation", Japanese Journal of Applied Physics, vol.36, No.5A, pp.L527-L528. 1997
61. Y.A. Li and R.W. Bower, "Low Temperature Direct Bonding using Pressure and Temperature". Proceedings of SPIE, Vol. 3184, pp 124-128, June 1997.
62. Robert W. Bower and Y. A. Li, "Reversible Low Temperature Direct Bonds for Fabrication of Three-dimensional Microelectronic Structures". Proceedings of SPIE, Vol. 3184, pp 120-123, June 1997.
63. Robert W. Bower, Y. A. Li, and F. Y. -J. Chin, "Formation of Hydrogen Ion Cut Silicon On Insulator with Low Temperature Plasma Activated Bonding". Proceedings of SPIE, Vol. 3184, pp 2-4, June 1997.
64. L.N. Hong and R.W. Bower, "Comparison of Experimental and Theoretical Curvature Considerations for Direct Wafer Bonding". Proceedings of SPIE, Vol. 3184, pp 129-135, June 1997.
65. Y. A. Li & R. W. Bower, "Systematic Low Temperature Single Crystal Silicon Direct Bonding Process using Pressure and Temperature", vol. 37, No.3, March 1998, Japanese Journal of Applied Physics (6 pages).
66. Robert W. Bower, Louis LeBoeuf and Y. Albert Li, "Transposed Splitting of Silicon Implanted with Spatially Offset Distributions of Hydrogen and Boron". Published, Il Nuovo Cimento Dec 1997, Vol. 19 D, N. 12, pp 1871-1873.
67. L. N. Hong & R. W. Bower, "Radius of Curvature Considerations for Direct Wafer Bonding", Japanese Journal of Applied Physics. JJAP Vol.37 (1998)pp. 5932-5936
68. Y. Albert Li, Robert W. Bower & Izak Bencurya, "Low Temperature Cu Direct Bonding", Published in JJAP 1998.
69. Jean-Pierre Colinge and Robert W. Bower, Guest Editors "Silicon-On-Insulator Technology", Invited Special edition of the MRS Bulletin Dec. 1998.

70. Q.Y.Tong and R. Bower "Recent advances in Smart-Cut technology" Duke U., Bell Labs and UC Davis, Invited Special edition MRS Bulletin Dec. 1998.
71. Robert W. Bower, U. S.-Finland Workshop on Microstructuring Science and Technology, Hotel Haikko Manor, Porvoo, Finland Aug. 5-7, 1998. Elements of Three Dimensional Microstructure Technology.
72. Robert W. Bower, Fifth International Conference on Solid-State and Integrated-Circuit Technology, Oct. 21-23, 1998 Beijing, China, 3-Dimensional microelectronic integration. Pp 741-744.
73. K.K. Vossough, R.W. Bower, J-P. Colinge, "*Electron field emission from silicon and polysilicon surfaces*", International Vacuum Microelectronics Conference Technical Digest, p. 156-157, July 6-9, 1999.
74. K.K. Vossough, R.W. Bower, J-P. Colinge, "*Electron field emission from polysilicon tips and flat surfaces*", International Vacuum Microelectronics Conference Technical Digest, p.144, July 6-9, 1999.
75. Hochbauer, T.; Waiter, K.C.; Sohwarz, R.B.; Nastasi, M.A.; Bower, R.W.; Ensinger, W.A. "The influence of boron ion implantation on hydrogen blister formation in n-type silicon." *Journal of Applied Physics*, vol.86, (no.8), AIP, 15 Oct. 1999. p.4176
76. Y. A. Li & R. W. Bower, "Surface roughness of hydrogen ion cut low temperature bonded thin film layers.", *Japanese Journal of Applied Physics*. Part 1, No. 1, January 2000, pp 275-276.
77. K.K. Vossough, R.W. Bower, J-P. Colinge, "*Electron field emission from polycrystalline silicon tips*", *J. of Vac. Sci. Tech. B*, Accepted for Publication Jan. 2000.
78. R. D. Verda, C. J. Maggiore, J. R. Tesmer, A. Misra, M. A. Nastasi, and R. W. Bower, "Depth Profiling of Hydrogen in Crystalline Silicon using Elastic Recoil Detection Analysis", Accepted for publication in *Nuclear Instruments and Methods in Physics*, 2001, Research, Section B: Beam Interactions with Materials and Atoms.
79. R. D. Verda, J. R. Tesmer, C. J. Maggiore, M. A. Nastasi, and R. W. Bower, "Geometric considerations relevant to hydrogen depth profiling by reflection elastic recoil detection analysis", Accepted for publication in *Nuclear Instruments and Methods in Physics*, 2001, Research, Section B: Beam Interactions with Materials and Atoms.
80. Verda RD, Tesmer JR, Nastasi M, Bower RW. An energy spread correction for depth profiling by elastic recoil detection analysis. [Journal Paper] *Nuclear Instruments & Methods in Physics Research Section B-Beam Interactions with Materials & Atoms*, vol.187, no.3, March 2002, pp.383-92. Publisher: Elsevier, Netherlands.

81. **Verda** RD, Tesmer JR, Nastasi M, Bower RW. Accurate hydrogen depth profiling by reflection elastic recoil detection analysis. [Conference Paper] *Elsevier. Nuclear Instruments & Methods in Physics Research Section B-Beam Interactions with Materials & Atoms, vol.190, May 2002, pp.419-22. Netherlands.*

PATENTS:

82. R. W. Bower, et al. METHOD OF MAKING FIELD-EFFECT DEVICE WITH INSULATED GATE. Patent, U.S. 3,514,844, issued June 2, 1970.
83. R. W. Bower, et al. MULTIRANK MULTISTAGE SHIFT REGISTER. Patent, U.S. 3,421,092, issued January 7, 1969.
84. R. W. Bower. FIELD-EFFECT DEVICE WITH INSULATED GATE. Patent, U.S. 3,472,712, issued October 14, 1969.
85. J. W. Mayer, R. W. Bower and G. A. Shifrin. DIODE HAVING LARGE CAPACITANCE CHANGES RELATED TO MINIMAL APPLIED VOLTAGE. Patent, U.S. 3,483,443, issued December 9, 1969.
86. R. G. Mankarious, R. W. Bower and R. S. Ying. ION-IMPLANTED IMPACT DIODE. Patent, U.S. 3,509,428, issued April 28, 1970.
87. R. W. Bower, et al. METHOD OF MAKING BIPOLAR TRANSISTOR DEVICES. Patent, U.S. 3,523,042, issued August 4, 1970.
88. R. W. Bower, et al. IGFET WITH OFFSET GATE AND BICONDUCTIVITY CHANNEL REGION. Patent, U.S. 3,534,235, issued October 13, 1970.
89. R. W. Bower. METHOD OF TREATING DIELECTRIC-COATED SEMICONDUCTOR BODIES WITH LOW ENERGY ELECTRONS. Patent, U.S. 3,507,709, issued April 21, 1970.
90. R. W. Bower. METHOD OF UTILIZING AN ION BEAM TO FORM CUSTOM CIRCUITS. Patent, U.S. 3,533,158, issued October 13, 1970.
91. R. W. Bower. INSULATED-GATE FIELD-EFFECT DEVICE HAVING SOURCE AND DRAIN REGIONS FORMED IN PART BY ION IMPLANTATION AND METHOD OF MAKING SAME. Patent, U.S. 3,615,934, issued October 26, 1971.
92. R. W. Bower, G. A. Shifrin. METHOD OF MAKING OHMIC CONTACTS TO SEMICONDUCTOR BODIES BY INDIRECT ION IMPLANTATION. Patent, U.S. 3,600,797, issued August 24, 1971.

93. K. G. Aubuchon, H. C. Dill and R. W. Bower. SELF-REGISTERED DOPED LAYER FOR PREVENTING FIELD INVERSION IN HIS CIRCUITS. Patent, U.S. 3,748,187, issued July 24, 1973.

94. R. W. Bower. METHOD OF PATTERNING POLYSILICON. Patent U.S. 3,950,188, issued April 12, 1975.
95. R. W. Bower. ASYMMETRICAL WELL CHARGE COUPLED DEVICE. Patent U.S. 3,967,306, issued June 29, 1975.
96. R. W. Bower. METHOD OF FABRICATING a TWO-PHASE CHARGE COUPLED DEVICE. Patent U.S. 4,148,132, Issued Apr. 10, 1979.
97. Robert W. Bower. PROCESS FOR FORMING SLOTS HAVING NEAR VERTICAL SIDEWALLS AT THEIR UPPER EXTREMITIES. Patent U.S. 4,533,430, issued Aug. 6, 1985.
98. R. W. Bower. PROCESS FOR FORMING SLOTS OF DIFFERENT TYPES IN SELF-ALIGNED RELATIONSHIP USING A LATENT IMAGE MASK. Patent U.S. 4,579,812, issued April 1, 1986.
99. R. W. Bower. INTEGRATED CIRCUIT STRUCTURE WITH ACTIVE ELEMENTS OF BIPOLAR TRANSISTOR FORMED IN SLOTS. Patent U.S. 4,733,287, issued March 22, 1988.
100. R. W. Bower. VERTICAL SLOT BOTTOM BIPOLAR TRANSISTOR STRUCTURE. Patent U.S. 4,749,661, issued June 7, 1988.
101. R. W. Bower and Christopher O. Schmidt WALLED SLOT DEVICES AND METHOD OF MAKING SAME. Patent U.S. 4,795,721, issued January 3, 1989.
102. Robert W. Bower. INTEGRATED CIRCUIT STRUCTURE WITH ACTIVE DEVICE IN MERGED SLOT AND METHOD OF MAKING SAME. Patent U.S. 4,803,176, Issued Feb. 7, 1989.
103. R. W. Bower and M. S. Ismail. ALIGNED WAFER BONDING. Patent U.S. 5,236,118, filed May 12, 1992 issued August 17, 1993.
104. R. W. Bower and M. S. Ismail. DIGITAL PRESSURE SWITCH FORMED BY ALIGNED WAFER BONDING. Patent U.S. 5,294,760, filed June 23, 1992, issued March 15, 1994
105. R. W. Bower and M. S. Ismail. NITROGEN BASED LOW TEMPERATURE DIRECT BONDING. filed June 23, 1992, Issued April 2, 1996, patent U. S. 5,503,704.
106. Robert W. Bower, Method of Transferring Thin Films of Processed Materials, Filed Dec. 2, 1998.

107. Robert W. Bower, Transposed Split of Ion Cut Materials, Provisional Filed Dec. 31, 1998, Issued February 12, 2002, patent U. S. 6,346,458 B1.
108. Robert W. Bower, Smooth Thin Film Layers Produced by Low Temperature Hydrogen Ion Cut, U.S. Patent 7,094,667 B1, filed May 5, 2003, issued Aug. 22, 2006.
109. Robert W. Bower, Transposed Split of Ion Cut Materials to produce ion cut thin films of processed materials. Patent Filed Jan. 17, 2002 Patent allowed, Nov. 2, 2004, U. S. 6,812,547 B2.
110. Robert W. Bower, Light Emission from Semiconductor Integrated Circuits, Filed Dec. 31, 2000. Patent allowed Nov. 2005, U. S. 7,061,006 B1.
111. Robert W. Bower, Light Emission from Semiconductor Integrated Circuits, Filed July 3, 2006. Patent allowed May 5, 2009. U.S. 7,586,115, CIP of U. S. 7,061,006 B1.
112. Robert W. Bower, Structures employing Transposed Split of Ion Cut Materials, Patent Applied for.
113. Robert W. Bower, Structures and Methods of Transposed Split of ion Cut Materials, patent applied for Sept. 2004.
114. Sivalingan Sivananthan, Robert W. Bower, James Garland, Creation of Thin Group II-VI Monocrystalline Layers by Ion Cutting Techniques, patent applied for July 2009.
115. Peter Dreiske, Robert W. Bower, Sivalingan Sivananthan, Backside Contact Process for Single and Multi-Junction II-VI Solar Cells using silicon, patent applied for August 2009.
116. Sivalingam Sivananthan, Michael Carmody, Robert W. Bower, Shubhrangshu Mallick, James Garland, Tunnel Heterojunctions in Group IV / Group II-VI Multijunction Solar Cells, patent applied for December 2009.
117. Sivalingam Sivananthan, Michael Carmody, Robert W. Bower, Shubhrangshu Mallick, James Garland, Tunnel Homojunctions in Group IV / Group II-VI Multijunction Solar Cells, patent applied for December 2009.

SHORT COURSES:

Frank B. Micheletti, Robert Bower, Daryl T. Butcher, Robert W. Dutton, Vincent

Nickel, Leo Rideout, Michael Splinter, Al Tasch and Roderick Watts, "Very Large Scale Integration", UCLA Extension, 1979-1981

Gideon D. Amir, Robert W. Bower, Derek T. Bray and Michael Feuer "Gate Arrays: The Semi-Custom LSI Approach" Continuing Education Institute 1984

In the course of Dr. Bower's career he has made over 100 invited and contributed talks at conferences, universities and in industry.

RECENT INVITED TALKS:

1. Invited presentation, National Academy of Engineering Grand Challenges presentation entitled "The Challenges of Economical Solar Energy" at NMSU, March 2011.
2. Invited talks on 3 dimensional integrated devices and light emission from silicon integrated circuits, at universities in Singapore, Hong Kong, Australia and Belfast, Vienna, Berlin and NZ 2001-present.
3. Invited paper: Robert W. Bower Tuscon Precision Engineering Conference. "Low Temperature Direct Bonding of Silicon" Jan. 1995.
4. Invited Seminar, Advanced Micro Devices Inc. Technical Excellence Seminar Series: "Semiconductor Technology: From Self Aligned Gate to Bonded Structure" May 1995.
5. Invited participant in the California State Bar Association's "Life Cycle of a Patent" April 1995, San Francisco, California.
6. Invited talk, Condensed Matter Seminar, Physics Department, University of California: "Low and High Temperature Direct Bonding of Semiconductor Materials" April 1996 Davis, CA.
7. Invited lecture series, Tsinghua University, Beijing, China. Three talks on Low Temperature Bonding and Applications. Oct. 1996
8. Invited lecture, Peking University, Low Temperature Bonding. Oct. 1996
9. Invited lectures, Fudan University, Low Temperature Bonding and Applications to Smart Cut, 2 invited talks. Oct. 1996
10. Invited talk, Shanghai Institute of Science and Technology, Low Temperature Bonding. Oct. 1996
11. Invited talk, Hong Kong Science and Technology University, Bonding Technology and applications to SOI. Nov. 1996
12. Invited talk, City University of Hong Kong, Bonding technology and Smart Cut. Nov. 1996
13. Invited lectures, Burapha University, Thailand, Semiconductor Devices and Bonding Technology. Nov. 1996
14. Invited talk, National Science and Technology Development Agency, History of Integrated Circuits from transistors to three-dimensional structures. Nov. 1996
15. Invited talk, NTU University, Singapore, "The Evolution of Three Dimensional Microelectronics from Early Transistors to Aligned Bonded Structures", Dec 1996
16. Invited Paper, International Photonics Conference, "Low Temperature Direct Bonding Technology in Photonic Devices", Madras, India, Dec. 1996.

17. Invited talk, University of Illinois, Chicago, Joint Colloquium of Physics and Engineering, "Low Temperature Aligned Bonding of semiconductor Surfaces and Applications to Three Dimensional Microstructures" 1997
18. Invited talk ECE Dept. UCSD, "Ion Cut and Low Temperature Direct Bonding" 1997
19. Boemische Annual Meeting, Mesa, Arizona, 1997
20. Fujitsu conference, "3-d integration" UCD 1998
21. Invited workshop, Finland. 1998
22. Invited talk, Beijing, China Oct 1998
23. Invited talk, Univ. of California, Dept. of Chemical Engineering and Material Science. Innovation and the Self-Aligned Gate Transistor, March 1998.
24. Invited talk, University of Ill., Physics Dept. Chicago. Interactions of Implanted Ions in the Formation of Thin Film Layers of Condensed Matter, February 1998.
25. Invited talk, University of the West Indies, Mona. From Transistors to Three Dimensional Integrated Circuits, March 1998.
26. Invited talk, University of the West Indies, Mona. Microelectronics and Your Wildest Dreams, March 1998.
27. Invited Talk, Technical University of Munich, Munich Germany,
28. Invited Talk, Technical University of Berlin, Berlin Germany,
29. Invited Talk, U. S.-Finland Workshop on Microstructuring Science and Technology, Hotel Haikko Manor, Porvoo, Finland Aug. 5-7, 1998. (see paper)
30. Invited Talk, Firth International Conference on Solid-State and Integrated-Circuit Technology, 3-Dimensional microelectronic integration, Oct. 21-23, 1998 Beijing, China (see paper).
31. Invited Talk, Beijing Academy of Sciences, Beijing, China, Vertically Stacked Microelectronics. 1999
29. Invited Talks, 3-d nanostructures; Berlin, Germany; Modena, Italy; Vienna, Austria; Guttenberg, Sweden; Belfast, Northern Ireland 2003- 2004.