University of California, Davis

Department of Electrical and Computer Engineering

Tutorial: Instantiating and Using a PLL on the DE10-LITE

Objective: This tutorial explains how to configure and instantiate a Phase-Locked Loop (PLL) for the MAX10 FPGA in Quartus.

Introduction

A Phase-Locked Loop (PLL) is a closed-loop frequency control circuit that compares the phase difference between an input signal and output signal of a voltage-controlled oscillator. The negative feedback loop forces the PLL's output signal to be phase locked with the input signals.

Almost all FPGA's contain some kind of PLL on-chip for clock generation and distribution. One of the big advantages of PLLs is their ability to generate an output clock at a different frequency from the reference input clock. For example, it is entirely possible to generate a 100 MHz internal clock on the MAX10 FPGAs from the 50 MHz external clock on the DE10-LITE board using a PLL.

This tutorial will demonstrate how to use the IP (intellectual property) catalog in Quartus to instantiate a PLL in your design to generate different clock frequencies. A more in depth discussion on PLLs and the Altera/Intel design component may be found at

https://www.altera.com/en_US/pdfs/literature/ug/ug_altpll.pdf

Generating the PLL IP component

1. Launch Quartus and open the project where you want the PLL. The demonstration project for this tutorial will be called "blinky". A image of the directory structure for "blinky" is shown below:

janize 🔻 🛛 Include	e in library	lder		
Favorites	Name	Date modified	Туре	3
Desktop	📄 🔒 hdl	5/2/2017 7:55 AM	File folder	
📕 Downloads	🎍 ip	5/19/2017 2:39 PM	File folder	
🖀 OneDrive	퉬 simulation	5/5/2017 9:58 AM	File folder	
Recent Places	퉬 synthesis	5/19/2017 2:38 PM	File folder	
	🎉 testbenches	5/2/2017 7:55 AM	File folder	
Libraries				
Documents				
Music				

2. In Quartus, open the IP catalog window by clicking **Tools > IP Catalog**. The Catalog window should open in Quartus. Navigate through the library until you find the **ALTPLL** component



3. Double click on **ALTPLL**. A prompt should appear asking where you want to save your IP component. I usually have a folder for my IP components, so that is where I save my design. Save it where ever is reasonable for you. In this tutorial, the component will be uncreatively called **pll**.



4. Press **OK**. The MegaFunction Plug-In Manager should appear. Make sure you change the **inclk0 input frequency** to 50 MHz to match the speed of the external clock on the DE10-LITE board. This is important for the PLL to function correctly.



5. Click **Next**. Remove the 'areset' and 'locked' outputs. For what we do in EEC180B, you will general not need these signals.



6. Click **Next** a couple of times until you arrive at the **clk c0** window. Here, you may enter the desired frequency you want in your design. Quartus will do its best to generate your desired frequency and phase. Here, the output clock **c0** is configured for 100 MHz.

🔨 MegaWizard Plug-In Manager [page 6 of]	2]	? ×
ALTPLL		About Documentation
Parameter 2 PLL Reconfiguration 3 Outp Occ Clk c0 dk c1 dk c2 dk c pll inclk0 inclk0 frequency: 50.000 MHz Operation Mode: Normal Clk Ratio Ph (dg) DC (%) ol 2/1 0.00 50.00 MAX 1	ut Image: Summary s ck c4 c0 - Core/External Output Cloc Able to implement the requested PLL Use this dock Clock Tap Settings Image: Enter output dock frequency: Enter output dock parameters: Clock multiplication factor Clock division factor	ck Requested Settings Actual Settings 100.0000000 MHz V 100.000000 1 V C Copy 2 1 V C Copy 1
	Clock phase shift Clock duty cycle (%)	0.00 (deg V 0.00
	Note: The displayed internal settings of the PLL is recommended for use by advanced users only	Description Valk A Primary dock VCO frequency (MHz) 6 Modulus for M counter 12 V I I I I I I I I I I I I I I I I I I I
		Per Clock Feasibility Indicators c0 c1 c2 c3 c4
		Cancel < <u>B</u> ack <u>N</u> ext > <u>Fi</u> nish

7. If you want more output clocks, you may configure output clocks c1 to c4 similarly. Otherwise, keep clicking **Next** until you arrive at the final window. Make sure you check the box next to the **instantiation template file**. This will make it a little easier to use instantiate the PLL in the top-level design module. Click **Finish**.



8. A prompt should appear asking if you want Quartus to automatically add the IP component to your project. Click **yes**.



9. You should now see the file **pll.qip** in the Files section in the Project Manager window. You have successfully generated the PLL IP component.

Using the Generated IP Component

Now that the PLL IP component has been generated, we need to instantiate it in our top level module.

1. Open the directory where you saved the PLL component. You should see the **pll_inst.v** instantiation template.

ganize 🔻 📄 Ope	en Share with 🔻 New folder			
Favorites	Name	Date modified	Туре	Size
📃 Desktop	pll.ppf	5/19/2017 2:41 PM	PPF File	1 KB
👃 Downloads	pll.qip	5/19/2017 2:41 PM	QIP File	1 KB
OneDrive	💿 pll	5/19/2017 2:41 PM	V File	15 KB
Recent Places	pll_inst	5/19/2017 2:41 PM	V File	1 KB

2. Open the **pll_inst.v** file. You will see the instantiation template for the component. Copy the contents of the file to the clipboard.



3. Paste the contents of the file in the design file where you want to instantiate the PLL (this will usually be the top level design module in your project). Rename the port maps to match the signal names in your top level module.

In this example, the reference clock into the PLL (.inclk0) is connected to MAX10_CLK1_50. Note that the frequency of the reference clock MUST match the frequency you specified for "inclk0". On the DE10-LITE, either MAX10_CLK1_50 or MAX10_CLK2_50 could be used.

In this example, the clock output of the PLL is named "clk" and so every flip-flop in the system should be clocked by "clk" as shown.

```
• U
                   ⊡module blinky #(
    parameter NUM_BITS = 26
)(
     ////////// CLOCK //////////
                                 ADC_CLK_10,
     input
                                 MAX10_CLK1_50,
     input
     input
                                 MAX10_CLK2_50,
     KEY.
     ////////// LED /////////
     output reg [9:0]
                                LEDR
 );
 wire tick;
 wire clk;
 wire reset_n;
   / Instantiate PLL
    .inclk0 ( MAX10_CLK1_50 ),
.c0 ( clk )
⊡p11
     );
 // Rename Reset
 assign reset_n = KEY[0];
  // Instantiate Counter
 counter #(.NUM_BITS(NUM_BITS)) c0 (.clk(clk), .reset_n(reset_n), .tick(tick));
  // Blink LEDs
□ always @(posedge clk) begin
□ if (reset_n == 1'b0) begin
□ LEDR <= 10'b00_0000_0000;
     end else if (tick == 1'b1) begin
        LEDR <= ~LEDR;
     and
  111
```

4. You are done!

Modifying the PLL IP Component

If you want to change some aspect of the PLL IP component, you do not need to redo all the steps above. Instead, navigate to the **IP Components** section of the Project Manager.

	🕞 Qu	artus Prime Li	ite Edition - C:/Users/N	Aark Hildebrand	l/Desktop/blinky/synt	hesis/blinky -	blir
	File	Edit View	Project Assignme	ents Processi	ng Tools Windov	v Help	
	🗋 🔚 🕂 🖺 🏷 🥂 blinky 🔹 🗸 🎸 🎸				*		
Project Navigator			्∎ि×	4			
		Entity	IP Component	Version	Supported Devic	e Families	Ē
	♥	pll	ALTPLL	16.1	MAX 10		

Here, you will see the ALTPLL IP Component. To edit the component, simply double click on it in this window. The MegaFunction Wizard will open and you can make the changes you want. When you are done, flick the **Finish** button.

Written by Mark Hildebrand.

Versions:

2017/05/19 Written

2017/05/22 Minor changes for clarity