SIGN EXTENSION

Sign Extension

- Needed for 2's complement addition
- Consider case of adding two numbers of different widths



• Rule #1: 2's complement input and output operands must be the same word-width because of implied zeros

Sign Extension

• Rule #2: Despite a fundamental change to the number's definition, the value of a 2's complement number will never change due to any amount of sign extension—regardless of whether the value is positive or negative

$$1 0 1 1 -5 = -8 + 2 + 1$$

$$1 1 0 1 1 -5 = -16 + 8 + 2 + 1$$

$$1 1 0 1 1 -5 = -32 + 16 + 8 + 2 + 1$$



- Procedure:
 - 1) Calculate the necessary minimum width of the sum so that it contains all input possibilities
 - It's up to you to make sure the output range is sufficient
 - 2) Extend the inputs' sign bits to the width of the answer
 - 3) Add as usual
 - 4) Ignore bits that ripple to the left of the answer's MSB



Sign Extension

- Ignore carry bits
 - Do not spend any hardware calculating any bits to the left of the answer's MSB



Sign Extension In Verilog

- Adding signed variables in verilog requires one of two methods:
 - Using *signed* variables: always works in verilog simulators but in rare cases these variables do not work as expected with some CAD tools
 - Declare all variables normally as *regs* and *wires* and perform sign extension manually. This method can be tedious but will *always always* work as expected.

Sign Extension In Verilog

```
reg [3:0] m, n;
                      reg [4:0] sum;
• These
                      initial begin
   cases use
                         m = 4'b0000;
                        n = 4'b0000;
   no sign
                         sum = m + n;
                         #10;
                         swrite("m = b, n = b, sum = b n", m, n, sum);
   extension
                        m = 4'b1111;
   at all
                         n = 4'b1111;
                         sum = m + n;
• Two cases
                         #10;
                         $write("m = %b, n = %b, sum = %b\n", m, n, sum);
   work
                        m = 4'b1111;
                        n = 4'b0000;
   correctly,
                         sum = m + n;
                         #10;
   one does
                         swrite("m = b, n = b, sum = b # ERROR: -1 + 0 = +15\n", m, n, sum);
                      end
   not
```

```
m = 0000, n = 0000, sum = 00000
m = 1111, n = 1111, sum = 11110  # Lucky!
m = 1111, n = 0000, sum = 01111  # ERROR: -1 + 0 = +15
```

Sign Extension In Verilog

reg [3:0] m, n;

- Writing the sign extension manually is the most robust method
- Both inputs are sign extended to the same width as the sum—five bits in this case

```
reg [4:0] sum;
initial begin
    m = 4'b1111;
    n = 4'b0000;
    sum = {m[3],m} + {n[3],n};
    #10;
    $write("m = %b, n = %b, sum = %b # OK!\n", m, n, sum);
end
```

m = 1111, n = 0000, sum = 11111 # OK!