



Critical Timing Relationships

If these are violated, the circuit will definitely fail under some circumstances.


Fundamental block of every clocked digital system:



- FSM control, datapath, anything
- could also use latches, but we use FFs




- could be the same register for both sides



Requirement #1 : Logic is not too slow (clock not too fast)

Ex: 1 GHz clock

$$\text{clock period} = \frac{1}{\text{freq}} = \frac{1}{10^9 \text{ Hz}} = 10^{-9} \text{ sec} = 1 \text{ nsec}$$



- There is one clock period for data to get from one register to the next one.

a) clock edge \rightarrow Q output

$t_{\text{clk-to-q}}$

b) time for the slowest path through the comb. logic

$t_{\text{logic max}}$

c) time to arrive before the active clock edge

t_{setup}

\therefore time circuit requires \leq time allowed, for correct operation


$$\boxed{t_{\text{clk-to-q}} + t_{\text{logic max}} + t_{\text{setup}} \leq t_{\text{cycle}} \leq \frac{1}{\text{freq}}}$$

What if the requirement is violated?

A) Design time

- speed up logic

but...



B) After chip is built.

- only t_{cycle} is available

slow f_{clk} \rightarrow longer t_{cycle}

i) product - maybe ok


1.9 GHz proc instead of 2.0 GHz ✓

59 frames per second vs. 60 fps ✗

ii) research - probably fine



Equation assumes clocks are perfectly aligned.



What if clk_2 is 0.1 ns late compared to clk_1 and clk_3 ?


$$t_{\text{cycle}_A} = 1.0\text{ ns} + 0.1\text{ ns} = 1.1\text{ ns}$$

$$t_{\text{cycle}_B} = 1.0\text{ ns} - 0.1\text{ ns} = 0.9\text{ ns}$$

\therefore For a simple analysis,



$$t_{\text{cycle avail}} = \frac{1}{\text{freq}_{\text{clk}}} - \left| t_{\text{clk-skew}} \right|_{\text{worst case}}$$

Requirement #2 : Logic is not too fast




Enabled by clock skew which is the difference in arrival times between clock signals


This failure occurs when the second downstream clock is late w.r.t. to the first upstream clock.



- Timing violations make function fail or unreliable



- Race through in worst case




$$t_{clk-to-q} + t_{logic\ min} > t_{clk-skew} + t_{hold}$$

for correct operation

What if the requirement is violated?


- A) Design time
 - lower clock skew



- increase $t_{logic\ min}$

Very easy!

Add slow circuits



B) After chip is built

- no terms are a function of f_{clock} "

- no fixes possible!

∴ Hold time violations are very dangerous!