


15.1 Elimination of Redundant States


We can simplify state machine design by finding and removing equivalent states.

Ex:



4 state FSM  
1 input  
2 outputs  
Moore machine

Can be reduced to:



$S_2$  is equivalent to  $S_1$   
( $S_2 \equiv S_1$ )

Number of states:  $4 \rightarrow 3$

Number of required flip-flops:  $2 \rightarrow 2$ , but input now has a "don't care" condition (transition from  $S_0$  to  $S_1$ ), so logic can be simpler.

How do we determine if  $S_2$  is equivalent to  $S_1$ ?

Look at the state table:

Present State	Next State		Present Output
	A=0	A=1	
$S_0$	$S_2$	$S_1$	01
$S_1$	$S_3$	$S_1$	11
$S_2$	$S_3$	$S_2$	11
$S_3$	$S_0$	$S_3$	00

Check:  
Outputs same? Yes

Next states same? Yes-

$S_1$  can't be distinguished from  $S_2$  since outputs are same!

This "row matching" procedure is not sufficient to find all equivalent states.

### Tests for Equivalent States

I. Impossible to tell the states apart from observing inputs and outputs of circuit (e.g.,  $S_1$  and  $S_2$  from above).

II. Test Procedure: State  $p \stackrel{?}{\equiv}$  State  $q$

- 1.) (a) Start in state  $p$
- (b) Start in state  $q$

2.) Try all possible input sequence combinations

3.) if outputs are always the same, states  $p$  and  $q$  are equivalent.

This procedure is BAD, because step 2.) requires an infinite number of input samples.

III. (Theorem 15.1) ↗ if and only if  
States  $p$  and  $q$  are equivalent ( $p \equiv q$ ) iff for every single input  $X$ , the outputs are the same and the next states are equivalent.

Notation:  $\lambda \equiv$  outputs     $\lambda(p, X) = \lambda(q, X)$


$\delta \equiv$  next states     $\delta(p, X) \equiv \delta(q, X)$

### 15.3 Implication Table

A robust method for finding equivalent states is to use an implication table (chart of pairs between states)


Check each pair for equivalence by checking (1) same outputs and (2) equivalent next states.

Ex: Suppose we have 5 states, A, B, C, D, and E. To check all pairs, there are  $5 \times 5 = 25$  combinations. How many are unique (i.e., how many do we need to check)?



A-B Same as B-A, etc.  
 $A \equiv A$  for all states

⇒




If two states have different outputs ⇒ NOT equivalent  
 If two states have the same outputs ⇒ MAYBE equivalent, but you must check next states


Implication Table Procedure:

- 1) Make chart of boxes for each pair of states
- 2) Compare state table rows for each pair.
  - a) Different outputs ⇒ put X in Implication Table box.
  - b) Same outputs ⇒ write implied pair into box.
- 3) Repeat, until no more new X's are added.
- 4) Any box which does NOT have an X indicates a pair of equivalent states.

Ex: state machine discussed above ; 4 states →  $S_0, S_1, S_2, S_3$



Iteration 1: Add X's to different outputs, label implied pairs:




Iteration 2: No new boxes can be crossed off, no new X's added.

Therefore,  $S_1 \equiv S_2$  (Note, the indexed pair is equivalent, not the implied pair in the box).



Ex:

Present State	Next State		Present output	
	X=0	X=1	X=0	X=1
A	A	E	1	0
B	C	F	0	0
C	B	H	0	0
D	E	F	0	0
E	D	A	0	1
F	B	F	1	1
G	D	H	0	1
H	H	G	1	0



X → 1st pass X's  
 X → 2nd pass X's

A ≡ H } Equivalent states  
 E ≡ G }

New state table:

Present State	Next State		Present Output	
	X=0	X=1	X=0	X=1
A	A	E	1	0
B	C	F	0	0
C	B	(A)	0	0
D	E	F	0	0
E	D	A	0	1
F	B	F	1	1

(No G, H states;  
 H replaced with A  
 in Next State,  
 G gone)

Ex: Suppose the FSM specified by the original state table is initially in State B or state G. Find a 3 cycle sequence of inputs to distinguish these initial conditions by the corresponding output sequence...



Time	Input (x)	Circuit 1		Circuit 2	
		State	Output	State	Output
$T_0$	1	B	0	G(E)	1
$T_1$	1	F	1	H(A)	0
$T_2$	1	F	1	G(E)	1

← Distinguished in first cycle!

↑  
equivalent states


**15.8 Guidelines for Efficient State Assignment**

When designing an FSM, we want to look for efficient state assignments.

Ex: We have 5 states; we want to use the minimum number of flip-flops (3). How do we assign the states?

One approach: place 1's on the flip-flop input maps in adjacent boxes to help minimize terms.


Plot next states in a Karnaugh Map to help make adjacent state assignments. Adjacent states differ in their assignments by exactly one bit.



<u>State</u>	<u>Flip-Flops</u>	
S <sub>0</sub> →	ABC = 000	}
S <sub>1</sub> →	ABC = 001	

adjacent assignments


Beneficial to put the "Reset" state at 000 (we can use the clear input of the flip-flops to initialize the FSM).



How we assign states will affect the complexity of combinational logic. Some guidelines...


Guideline I. Different present states  
Same input  $\Rightarrow$  Same next state } Try to group together.

Guideline II. Different next states of  
one present state } Try to group together.




Guideline III. Different present states  
Same outputs for all input combinations } Try to group together

Ex: Putting it all together : a sequence detector, Mealy implementation



Example operation  $\rightarrow X = 0101101$   
 $Z = 0001011$



State Table:

Present State	Next State X=0	Next State X=1	Output Z	
			X=0	X=1
S <sub>0</sub> "begin"	S <sub>1</sub>	S <sub>4</sub>	0	0
S <sub>1</sub> "0"	S <sub>1</sub>	S <sub>2</sub>	0	0
S <sub>2</sub> "01"	S <sub>5</sub>	S <sub>3</sub>	0	0
S <sub>3</sub> "011"	S <sub>5</sub>	S <sub>4</sub>	1	0
S <sub>4</sub> "1"	S <sub>5</sub>	S <sub>4</sub>	0	0
S <sub>5</sub> "10"	S <sub>1</sub>	S <sub>2</sub>	0	1

Determine number of flip-flops and encoding of states:

Minimum binary encoding, 6 states  $\rightarrow$  3 FFs

Use guidelines for state encoding:

Guideline I: Group present states with same next state for a given input.

$(S_0, S_1, S_5) \rightarrow$  next state  $S_1$  for  $X=0$

$(S_2, S_3, S_4) \rightarrow$  next state  $S_5$  for  $X=0$

$(S_0, S_3, S_4) \rightarrow$  next state  $S_4$  for  $X=1$

$(S_1, S_5) \rightarrow$  next state  $S_2$  for  $X=1$

Guideline II: Next states of present state grouped together

Next states of  $S_0 = (S_1, S_4)$

Next states of  $S_1, S_5 = (S_1, S_2) \times 2$

Next states of  $S_2 = (S_5, S_3)$

Next states of  $S_3, S_4 = (S_5, S_4) \times 2$

Guideline III: Group present states with same output for a given input

$(S_0, S_1, S_2, S_4) \rightarrow Z=0$  always

$(S_0, S_1, S_2, S_4, S_5) \rightarrow Z=0$  for  $X=0$


$(S_0, S_1, S_2, S_3, S_4) \rightarrow Z=0$  for  $X=1$

Make state mapping using Guideline I, and assigning  $S_0 = 000$ .  
Flip-flop outputs labeled A, B, C

$\uparrow$   
Reset state

	AB		
	00	01	11
C			
0	$S_0$		$S_1$ $S_5$
1	$S_3$		$S_2$ $S_4$

Now design combinational logic for next state logic:



Present State	Next State			Output Z	
	A	B	C	X=0	X=1
$S_0$	0	0	0	1	0
$S_3$	0	0	1	1	0
X	0	1	0	X	X
X	0	1	1	X	X
$S_5$	1	0	0	1	1
$S_4$	1	0	1	1	0
$S_1$	1	1	0	1	1
$S_2$	1	1	1	0	0

• Design  $A^+$  Logic:

	AB		
	00	01	11
C			
00	1	X	1
01	1	X	1
11	1	X	0
10	1	X	1

Use minterms and simplify with algebra:

$$A^{+'} = BCX$$

$$A^+ = (BCX)' = B' + C' + X'$$

$$A^+ = B' + C' + X'$$






• Design  $B^+$  Logic:

	AB			
CX	00	01	11	10
00	1	X	1	1
01	0	X	1	1
11	0	X	0	0
10	0	X	0	0

$$B^+ = c'x' + AC' = c'(x'+A)$$




• Design  $c^+$  Logic:

	AB			
CX	00	01	11	10
00	0	X	0	0
01	1	X	1	1
11	1	X	1	1
10	0	X	0	0

$$c^+ = X$$

X —  $c^+$

• Design (Mealy) Output combinational Logic for Z:



	AB			
CX	00	01	11	10
00	0	X	0	0
01	0	X	0	1
11	0	X	0	0
10	1	X	0	0

$$Z = AB'c'X + A'cX$$

