


Dec. 2

What if requirement is violated?

A) Design time

- speed up logic



B) After chip is built

- $t_{clk-to-q}$, t_{logic} , t_{setup}
can not change

- can change f_{clk}

i) Commercial product - maybe ok

• rebrand at lower clock



• real-time e.g. 60 fps, 59.9 fps not ok

ii) research

• probably ok

Equation ^{clocks} 1 assumes _{clocks} are aligned


clock: $f = 1\text{GHz}$, $t_{\text{cycle}} = 1\text{ns}$



For simple analysis,




$$t_{\text{cycle available}} = \frac{1}{f_{\text{clk}}} - t_{\text{clk-skew worst case}}$$

Requirement #2 (Logic is not too fast)



• Enabled by clk skew


• Happens:



$$t_{\text{clk-to-Q}} + t_{\text{logic min}} > t_{\text{clk-skew}} + t_{\text{hold}} \quad \text{for correct operation}$$


What if requirement is violated?

A) Design time



- increase $t_{\text{logic min}}$

Very easy!



Add two iners (slow ones)

B) After chip is built

- can not change
- (no f_{clk} term)
- no fixes possible

\therefore Hold time violations are very dangerous!

Hardware Description Languages

1) Verilog

- industry
- similar to C

2) VHDL


- gov't

SW - code an algorithm

HDL - code HW


Verilog

- Module
- wire - assign statement



```
wire c;  
assign c = a & b;
```

• reg - always block




```

reg d;
always @ (a or b) begin
    d = a & b;
end

```


sensitivity list



```


reg Q;
always @ (posedge clk) begin
    Q = D;
end

```




Adders

1) Ripple-Carry




- simplest
- slowest
- smallest

2) Carry-Select Adder



Multiplication

$$\begin{array}{r}
 \boxed{110}_2 = 6_{10} \\
 \times \boxed{101}_2 = 5_{10} \\
 \hline
 \boxed{110} \text{ ---} \\
 000 \\
 + 110 \\
 \hline
 1110 = 30_{10} \checkmark
 \end{array}$$





Subtractor

- Unsigned format

$$x = 1 - 2$$

$$\begin{aligned}
 \bullet A - B &= A + (-B) \\
 &= A + \overline{B} + 1
 \end{aligned}$$



0 = add
1 = sub

