

Nov. 30


State Tables:

P.S.		N.S.		Output Z	
		X=0	X=1	X=0	X=1
begin	S ₀	S ₁ ✓	S ₄	0	0
"0"	S ₁	S ₁ ✓	S ₂	0	0
"01"	S ₂	S ₅	S ₃	0	0
"011"	S ₃	S ₅	S ₄	1	0
"1"	S ₄	S ₅	S ₄	0	0
"10"	S ₅	S ₁ ✓	S ₂	0	1

Num of FFs: minimized = $\lceil \log_2(6) \rceil$
 = 3 FFs


Guideline I.

	N.S.	
✓ (S ₀ , S ₁ , S ₅)	S ₁	for X=0
✓ (S ₂ , S ₃ , S ₄)	S ₅	X=0
✓ (S ₀ , S ₃ , S ₄)	S ₄	X=1
✓ (S ₁ , S ₅)	S ₂	X=1



Guideline II

- × N.S. of S₀ = (S₁, S₄)
- ✓ S₁ = (S₁, S₂)
- × S₂ = (S₅, S₃)
- ✓ S₃ = (S₅, S₄)
- ✓ S₄ = (S₅, S₄)
- ✓ S₅ = (S₁, S₂)





Guadalupe III


$(S_0, S_1, S_2, S_4) \rightarrow Z=0 \quad X=0,1$

$(S_0, S_1, S_2, S_4, S_5) \rightarrow Z=0 \quad X=0$

$(S_0, S_1, S_2, S_3, S_4) \rightarrow Z=0 \quad X=1$




		AB			
		00	01	11	10
C	0	S ₀		S ₁	S ₅
	1	S ₃		S ₂	S ₄



	P.S. ABC	N.S.		output Z	
		A+B+C X=0	A+B+C X=1	X=0	X=1
S ₀	000	110	101	0	0
S ₃	001	100	101	1	0
X	010	xxx	xxx	x	x
Y	011	xxx	xxx	x	x
S ₅	100	110	111	0	1
S ₄	101	100	101	0	0
S ₁	110	110	111	0	0
S ₂	111	100	001	0	0


$$A^{+'} = BCX$$

$$A^{+} = \overline{(B \cdot C \cdot X)}$$




$$B^{+} = C'X' + AC'$$

$$= C'(X' + A)$$




$$C^{+} = X$$



$$Z = AB'C'X + A'CX$$

Unit 16




Use a ROM for FSM logic


- more area than gates
- + highly flexible

Example above:


• N.S. logic



4 inputs → 16-word × 3-bit ROM





• output logic




4 inputs → 16-word × 2-bit ROM

Notice both have inputs: A, B, C, in


→ merge two ROMs




PLA




$$Q^+ = Y'Q' + X'Y'Q' + XYQ$$




Critical Timing Relationships



datapath, FSM logic, anything



One reg is both upstream and downstream




Requirement 41 - Logic may not be too slow
Clock not too fast

Ex. 1 GHz clock = 10^9 Hz

clock period = $\frac{1}{10^9}$ Hz

= 10^{-9} sec = 1 nsec



- One clk period for data to move from one register to the next one

a) clk edge \rightarrow Q output

$t_{\text{clk-to-Q}}$

b) time for slowest path thru
comb. logic

$t_{\text{logic max}}$

c) before clk edge

t_{setup}

∴ time circuit requires \leq time allowed, for correct operation

$$\begin{aligned} t_{\text{clk-to-q}} + t_{\text{logic max}} + t_{\text{setup}} &\leq t_{\text{cycle}} \\ &\leq \frac{1}{\text{freq}} \end{aligned}$$