





Oct. 28

Decoders

N binary  
 →  $2^N$  combinations  
 high




Encoder






Ex:



min encoding requires 4 bits



0 nothing pushed  
1 button pushed

Possibility #1 - only valid when one input is high

$(2^N)$

$(N)$

	$k_0$	$k_1$	$k_2$	$k_3$	...	$k_q$	out	valid
none high (1)	0	0	0	0	...	0	XXXX or 0000	0
	1	0	0	0	...	0	0000	1
	0	1	0	0	...	0	0001	1
	0	0	1	0	...	0	0010	1
single bit (2) high	0	0	0	0	...	1	1001	1
	1	1	0	0	...	0	XXXX	0
	0	0	0	1	...	1	XXXX	0
multiple bits (3) high	1	1	0	0	...	0	XXXX	0
	0	0	0	1	...	1	XXXX	0

valid = 0




Possibility #2 - highest # input wins - Priority Encoder


more or single bit high

	$k_0$	$k_1$	$k_2$	$k_3$	...	$k_q$	out	valid
(11)	Same as above						Same as above	
	0	0	0	0	...	1		
(1013)	X	1	0	0	0	0	0001	1
	X	X	1	0	0	0	0010	1
	X	X	X	1	0	0	0011	1
	X	X	X	X	X	X	1001	1

Read Only Memory (ROM)




a) tri-state buffers






b) Using NMOS




c)



A Truth Table is the way to specify the contents of a ROM

a	b	c	d	data [0:15]
0	0	0	0	1110001010 - 011
≡				≡



Key Concept


Use a ROM to implement combinational logic  
- "brute force"



Ex:  $f$  is high when 16-bit input is a factor of 4.


T.T.	input [0:15]	$f$
	0000 . . . 000	1
	0000 . . . 001	0
		0
		0
		1
		⋮

a) ROM




b) Logic

$f = 1$  when  $\text{input}[1] \& \text{input}[0] = 0$



Exs sin or cos table  
 - high randomness  
 ROM may be better than logic






## Types of ROMs

- 1) Permanent - at time of manufacture
- 2) One-time programmable - fuse PROM
- 3) Erasable ROM, using UV light EPROM
- 4) Electrically-erasable PROM EEPROM - Flash


## Field-Programmable Gate Array

Gate Array



## FPGA

- 1) User programs
  - a) small logic blocks (CLB) comb. logic block
  - b) connections between blocks





2) Using HDL - Verilog or VHDL

3) Xilinx and Intel (Altera)

4) domains of 180



Clock signal - special signal that paces the flow of data inside digital machines



"Single-bit" memories

1) Clockless latches


2) Transparent latches or level-sensitive latches  
clock input labeled "G"

3) Edge-Triggered Flip-Flops



vs. Array Memories  
- Address

Memory built by :



two states → remember 1 bit