




SOP




NAND-NAND



NOR-OR



OR-NAND



SOP

0	1
0	0


Z

1	0
1	1


Z'

DeMorgan's
DeMorgan's
↓
POS


POS




NOR-NOR




NAND-AND




AND-NOR




inverted





Ex 3




OR-AND-OR
↓
NAND



Ex: OR-AND-OR - AND → NOR




Unit 8



modern chips, propagation delay
 ~ 20-40 ps


light travels ~ 12 inches in 1000 ps
 " " 1/4" in 21 ps.

Timing diagram




Hazards

① A) Static 1 hazard - exists in a circuit when if its output is 1 → 0 → 1 when a single input changes.






B) Static 0 hazard
 " 0 → 1 → 0 " " "




Static 1 hazard


ABC	out
011	1
111	1




Solution: add a redundant gate B.C



- Not a min solution
- Fix by covering all adjacent 1s with a group
- No static hazards within a group



② Dynamic hazards: output makes 3 or more transitions when $0 \rightarrow 1$ or $1 \rightarrow 0$



They occur with multi-level circuits

Methods to fix static + dynamic hazards work for only single input bit transitions

Fix dynamic hazards by static-hazard-free 2-level circuit

③ Multiple input bit transitions (at the same time)

	ab	00	01	11	10
cd	00				
	01		1	1	
	11		0	1	
	10				

Ex: $abcd = 0101 \rightarrow 1111$

a)

abcd	out
0101	1
1101	1
1111	1

no hazard!

Unavoidable hazard


b)

abcd	out
0101	1
0111	0
1111	1

hazard!


Glitch


Runt pulse



Implementation Regimes


- Single logic function per chip
 - low volume
 - low cost
 - low performance
- custom chip
 - very high initial cost (~\$50M)
 - highest perf.
 - lowest energy (power)
- programmable logic chips
 - chips cost \$1 - \$1000+
 - "build" HW through a software config.
 - PAL
 - GAL
 - FPGA






could be very complex

Instead settle for a restricted set of expressions



- SOP
- Programmable AND inputs
- " " OR "
- Limited # of inputs
- " " " outputs
- Combine multiple chips if design is too complex



Ex: $X = ABC + DE$

$Y = AB + CD + EF$

$Z = B'C' + ABC + CD$

