Layout Guidelines

B. Baas UC Davis EEC 116



2) Stacking transistors

• Straightforward method:





 It is much better to share diffusion – in this example across two NMOS transistors, mainly because of smaller area:



3) Orientation of transistors

- "Vertical" transistors:
 - + short poly+ easy to stack many
 - transistors (generally done like this)



- "Horizontal" transistors:
 - limited room to stack transistors
 - long poly
 - + easier to make wide transistors



- 4) Routing of Vdd/Gnd
- In Metal (probably never in poly, diff. only for short distances
- Metal 1

-

+very convenient Most commonly used

- M1
- Metal 2 +signals can go under power rails easily
- Use thicker wires to route power (6λ+), large (many) contacts
- 5) Rows of diffusion in a cell
- **Two**:
 - Preferable



- Four:

-Often leads to big empty spaces +Can be easier to fit large complex cells -Doesn't work well with a standard cell height

Generally avoid if possible







e) Guideline: try to minimize vias (metal layer changes), as they are highly resistive -When possible



d) Consider shape of overall structure



For an arbitrary block, a square will give the shortest total wire length



Better:

e) Transistor folding (for large devices)



10) Reduce maximum delay

 $t_{\rm p} = 0.69 \ R_{\rm MOS} \ C_{\rm L}$

- Reduce R_{MOS}
 - In layout, this means wider transistors, but this increases load cap. for draining gate, helps a lot for under-driven nets, diminishing returns eventually
- Reduce C_L
 - Shorter wires => smaller area => lower C_L => reduce MOS widths => smaller area ...
 - Use higher-level metals if posible

11) Reduce power

 $P=C_{\!\!\rm L}\,V^{\!2}\,f$

- Reduce C_L
- Vdd and f are generally set by other requirements
- Other more complex techniques are possible

Source cap. is larger (good)

- Drain cap. is reduced (good)
 - Note that this poly layout does not conform to the Special Nanometer-scale Rules for EEC 116