Anh T. Tran
PhD Candidate
VCL Lab - ECE Department
University of California - Davis

Office: VCL Lab, R. 2211, Kemper Hall
Phone: (530) 400-3537
Email: anhttran (at) ece.ucdavis.edu
URL: www.ece.ucdavis.edu/~anhttran/

More Information

Resume
Research
Taken Courses
Teaching

Useful Links

Conferences
Must Read Papers
Good Books
VEF fellowship

The Corner
Friends
Family
Trips

Research Interests

Wireless baseband transmitters/receivers.
Programmable SDR architectures.
FPGA/ASIC design and implementation
High-performance DSP algorithms
Chip Multiprocessors and Networks on chip

Publications

(The most of articles here are copyrighted and belong to their publishers. They can be downloaded for personal use only.)

Conference Papers

  • Anh Tran, Dean Truong and Bevan Baas,
    "A GALS Many-Core Heterogeneous DSP Platform with Source-Synchronous On-Chip Interconnection Network,"
    ACM/IEEE International Symposium on Networks on Chip (NOCS), San Diego, CA, USA, May 2009, pp. 214-223. (pdf)

  • Anh Tran, Dean Truong and Bevan Baas,
    "A Low Cost High Speed Source-Synchronous Interconnection Technique for GALS Chip Multiprocessors,"
    IEEE International Symposium on Circuits and Systems (ISCAS), Taipei, Taiwan, May 2009, pp. 996-999. (pdf)

  • Anh Tran, Dean Truong and Bevan Baas,
    "A Complete Real-Time 802.11a Baseband Receiver Implemented on an Array of Programmable Processors,"
    IEEE Asilomar Conference on Signals, Systems and Computers (ACSSC), Pacific Grove, CA, USA, October 2008, pp. 165-170. (pdf)

  • Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas,
    "A 167-Processor Computational Array for Highly-Efficient DSP and Embedded Application Processing,"
    IEEE HotChips Symposium on High-Performance Chips, Stanford Univ., CA, USA, August 2008.

  • Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas,
    "A 65nm Multi-core Computational Platform with Per-Processor Dynamic Supply Voltage and Clock Frequency Scaling,"
    IEEE International Symposium on VLSI Circuits, Honolulu, Hawaii, USA, June 2008, C3.1. (pdf)


    Journal Papers

  • Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas,
    "A 167-Processor Computational Platform in 65 nm CMOS,"
    IEEE Journal of Solid-State Circuits (JSSC), April 2009. (pdf)


    Other Publications

  • Anh Tran,
    "Design of a Complete 802.11a/g Baseband System: Transmitter and Receiver,"
    Research Report, UC Davis, July 2007.

  • Anh Tran and Huy Truong,
    "Trends in Development of the Telecommunication Networks in Vietnam: from 2006 to 2010,"
    Asian Info-communications Council Conference (AICC), 34th, Ubon Ratchathani, Thailand, May 2006.

  • Anh Tran, Ha Nguyen, Duy Pham, and Cuu Ho,
    "Design and Implementation of an Automatic Grading Machine using Microcontroller,"
    VIFOTEC's Research Contest for Student, Hanoi, Vietnam, Feb. 2003. (Vietnamese, Third Place Winner)

  • Anh Tran, Phuong Dinh, and Khanh Nguyen,
    "Design and Implementation of a Centralized Control System for Devices from Many Telecommunication Stations,"
    Vietnamese Intelligence, the Lao Dong Magazine, Nov. 2002. (Vietnamese)

  • Anh Tran and Cuu Ho
    "Simulation of Digital Communication Systems using Matlab"
    Vietnamese Journal on Posts, Telecommunications and Information Technology, July 2001. (Vietnamese)