Anh T. Tran, Ph.D.
VCL Lab - ECE Department
University of California - Davis

Office: VCL Lab, R. 2211, Kemper Hall
Phone: (530) 752-5074
Email: anhttran (at) ece.ucdavis.edu
URL: www.ece.ucdavis.edu/~anhttran/

More Information

Resume
Publications
Tools Released
Taken Courses
Teaching

Useful Links

Conferences
Must Read Papers
Good Books
VEF fellowship

The Corner
Friends
Family
Trips

Publications

(The most of articles here are copyrighted and belong to their publishers. They can be downloaded for personal use only.)

  • Anh Tran and Bevan Baas,
    "Low-Cost Router Designs for Networks On-Chip with Guaranteed In-Order Packet Delivery,"
    Under Review.

  • Anh Tran and Bevan Baas,
    "Achieving High-Performance On-Chip Networks with Shared-Buffer Routers,"
    IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 22, no. 6, pp. 1391-1403, June 2014. (pdf)

  • Anh Tran and Bevan Baas,
    "RoShaQ: High-Performance On-Chip Router with Shared Queues,"
    IEEE International Conference on Computer Design (ICCD), Oct. 2011, pp. 232-238. (pdf)
    (Best Paper Award)

  • Anh Tran and Bevan Baas,
    "Design of Bufferless On-Chip Routers Providing In-Order Packet Delivery,"
    SRC Technology and Talent for the 21st Century (TECHCON), Sep. 2011, S14.3. (pdf)

  • Anh Tran and Bevan Baas,
    "DLABS: a Dual-Lane Buffer-Sharing Router Architecture for Networks on Chip,"
    IEEE Workshop on Signal Processing Systems (SiPS), Oct. 2010, pp.331-336. (pdf)

  • Anh Tran and Bevan Baas
    "Design of an Energy-Efficient 32-bit Adder Operating at Subthreshold Voltages in 45-nm CMOS,"
    Intl. Conference on Communications and Electronics (ICCE), Aug. 2010, pp. 87-91. (pdf)

  • Anh Tran, Dean Truong, and Bevan Baas,
    "A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms,"
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 29, no. 6, pp. 897-910, June 2010. (pdf)
    (Invited for Special Session on NOCS'09)

  • Anh Tran, Dean Truong and Bevan Baas,
    "A GALS Many-Core Heterogeneous DSP Platform with Source-Synchronous On-Chip Interconnection Network,"
    ACM/IEEE International Symposium on Networks on Chip (NOCS), May 2009, pp. 214-223. (pdf)

  • Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas,
    "A 167-Processor Computational Platform in 65 nm CMOS,"
    IEEE Journal of Solid-State Circuits (JSSC), vol. 44, no. 4, pp. 1130-1144, April 2009. (pdf)
    (Invited for Special Issue on VLSI Symposium'08)

  • Anh Tran, Dean Truong and Bevan Baas,
    "A Low Cost High Speed Source-Synchronous Interconnection Technique for GALS Chip Multiprocessors,"
    IEEE International Symposium on Circuits and Systems (ISCAS), May 2009, pp. 996-999. (pdf)

  • Anh Tran, Dean Truong and Bevan Baas,
    "A Complete Real-Time 802.11a Baseband Receiver Implemented on an Array of Programmable Processors,"
    IEEE Asilomar Conference on Signals, Systems and Computers (ACSSC), October 2008, pp. 165-170. (pdf)

  • Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas,
    "A 167-Processor Computational Array for Highly-Efficient DSP and Embedded Application Processing,"
    IEEE HotChips Symposium on High-Performance Chips, August 2008.

  • Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas,
    "A 65nm Multi-core Computational Platform with Per-Processor Dynamic Supply Voltage and Clock Frequency Scaling,"
    IEEE International Symposium on VLSI Circuits, June 2008, C3.1. (pdf)


    Technical Reports

  • Anh Tran and Bevan Baas,
    "NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip,"
    Technical Report, VLSI Computation Lab, ECE Department, UC Davis, July 2012. (pdf)

  • Anh Tran and Bevan Baas,
    "Design of a Complete IEEE 802.11a/g Baseband System: Transmitter and Receiver,"
    Technical Report, VLSI Computation Lab, ECE Department, UC Davis, July 2007. (pdf)


    Publications before entering graduate school

  • Anh Tran and Huy Truong,
    "Trends in the Development of Telecommunication Networks in Vietnam: from 2006 to 2010,"
    Asian Info-communications Council Conference (AICC), 34th, Ubon Ratchathani, Thailand, May 2006.

  • Anh Tran, Ha Nguyen, Duy Pham, and Cuu Ho,
    "Design and Implementation of an Automatic Grading Machine using Microcontrollers,"
    VIFOTEC's Research Contest for Student, Hanoi, Vietnam, Feb. 2003. (Vietnamese, Third Place Winner)

  • Anh Tran, Phuong Dinh, Khanh Nguyen, and Cuong Le
    "Design and Implementation of a Centralized Control System for Multiple Devices in Telecommunication Stations,"
    Vietnamese Intelligence, the Lao Dong Magazine, Nov. 2002. (Vietnamese)

  • Anh Tran and Cuu Ho
    "Simulation of Digital Communication Systems using Matlab,"
    Vietnamese Journal on Posts, Telecommunications and Information Technology, July 2001. (Vietnamese)


  • Updated on: