A High-Performance Area-Efficient AES Cipher on a Many-Core Platform

Bin Liu
Bevan M. Baas
VLSI Computation Laboratory
Department of Electrical and Computer Engineering
University of California, Davis

Nominated for Best Student Paper.

Abstract:

This paper presents the design and software implementation of a high-performance area-efficient Advanced Encryption Standard (AES) cipher on a many-core platform. A preliminary cipher design is partitioned and mapped to an array of 70 small processors, and offers a throughput of 16.625 clock cycles per byte. The usage of instruction and data memory, and the workload of each processor are characterized for further optimization. Through workload balancing and processor fusion, the throughput of the cipher is increased by 43% to 9.5 clock cycles per byte, while the number of processors utilized is reduced to 59, which is only 10.03 mm^2 in a 65 nm fine-grained many-core system. In comparison with published AES implementations on general purpose processors, our design has 3.6--10.7 times higher throughput per area. Moreover, the presented design shows 1.5 times higher throughput than the TI DSP C6201 and 3.4 times higher throughput per area than the GeForce 8800 GTX.

Paper

Presentation Slides

Poster

Reference

Bin Liu and B. M. Baas, "A High-Performance Area-Efficient AES Cipher on a Many-Core Platform," IEEE Asilomar COnference on Signals, Systems and Computers (ACSSC) Nov. 2011.

BibTeX Entry

@INPROCEEDINGS{Bin:ACSSC2011,
   author={Bin Liu and Bevan M. Baas},
   booktitle={IEEE Asilomar COnference on Signals, Systems and Computers ({ACSSC})}, 
   title={A High-Performance Area-Efficient {AES} Cipher on a Many-Core Platform},
   year={2011},
   month={Nov.}
}

VCL Lab | ECE Dept. | UC Davis

Last update: November 17, 2011