The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor

Anthony T. Jacobson,
Dean N. Truong,
Bevan M. Baas
VLSI Computation Laboratory
Department of Electrical and Computer Engineering
University of California, Davis

Abstract:

The design of a highly configurable continuous flow mixed-radix (CFMR) Fast Fourier Transform (FFT) processor is presented. It computes fixed-point complex FFTs and inverse FFTs (IFFTs), and utilizes a flexible addressing scheme to enable runtime configuration of the FFT length from 16-points to 4096-points. A configurable block floating point (BFP) unit increases numerical performance. Compared to a floating point Matlab FFT function, the accuracy of the proposed architecture is 80~dB for a 64-point FFT and 74~dB for a 1024-point FFT with random complex input data.

Paper

Reference

Anthony T. Jacobson, Dean N. Truong, Bevan M. Baas, "The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor" IEEE International Symposium on Circuits and Systems (ISCAS), May 2009.

BibTeX entry

@article{VCL:NOCS:2009,
   author    = {Anthony T. Jacobson, Dean N. Truong, Bevan M. Baas}
   title     = {The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor},
   journal   = {IEEE International Symposium on Circuits and Systems (ISCAS)},
   year      = 2009,
   month     = May,
   pages     = {-},
   }

VCL Lab | ECE Dept. | UC Davis

Last update: June 02, 2009