"iSPLICE3: A Mixed-Mode Simulator for MOS/Bipolar Circuits"
The iSPLICE3 program is the third version of the SPLICE mixed-mode simulation program currently under development at the University of Illinois, based on research work originally initiated at the University of California at Berkeley. A mixed-mode simulator allows the circuit designer to intelligently tradeoff simulation accuracy for speed within the scope of a single simulator. The circuit designer is permitted to represent different parts of the same circuit at different levels of abstraction and the mixed-mode simulator combines the different representations, models and signal types in one simulation and produces the desired results while greatly reducing the overall run-time. Currently, the iSPLICE3 program has electrical, logic and and switch-level timing simulation modes. The electrical analysis is performed using Iterated Timing Analysis (ITA) which is an accurate, event-driven, relaxation-based circuit simulation technique. The transistor models include MOS level 1, MOS level 3, the TI MOS model due to Yang and Chatterjee and a Bipolar transistor model from SPICE2. Accurate switch-level simulation is performed using ELOGIC. In this mode, a set of discrete voltage states are defined and the time required to make a transition between two adjacent states is computed using electrical information. The precision of the model can be adjusted to suit the desired level of accuracy. For logic simulation, simple gates such as inverters, nors, nands, etc. are available with fanout-dependent delay models.
The program can be obtained from the University of Illinois by writing to: Prof. R. Saleh, RE: Splice Program Coordinated Science Laboratory University of Illinois, Urbana, IL. 61801.
This document was translated by ms2html v1.7 on 16.01.97. OMN
[an error occurred while processing this directive]