



Fabrication and characterization of singly addressable arrays of polysilicon field-emission cathodes

N.N. Chubun ^{*}, A.G. Chakhovskoi, C.E. Hunt, M. Hajra

Department of Electrical and Computer Engineering, University of California, Davis, CA 95616, USA

Abstract

Polysilicon is a viable candidate material for field-emission microelectronics devices. It can be competitive for large size, cost-sensitive applications such as flat-panel displays and micro electro-mechanical systems. Singly addressable arrays of field-emission cells were fabricated in a matrix configuration using a subtractive process on polysilicon-on-insulator substrates. Matrix rows were fabricated as insulated polycrystalline silicon stripes with sharp emission tips; and matrix columns were deposited as gold thin film electrodes with round gate openings. Ion implantation has been used to provide the required conductivity of the polysilicon layer. To reduce radius of curvature of the polysilicon tips, an oxidation sharpening process was used. The final device had polysilicon emission tips with end radii smaller than 15 nm, surrounded by gate apertures of 0.4 μm in diameter. Field emission properties of the cathodes were measured at a pressure of about 10^{-8} Torr, to emulate vacuum conditions available in sealed vacuum microelectronics devices. It was found that an emission current of 1 nA appears at a gate voltage of 25 V and can be increased up to 1 μA at 70 V. Over this range of current, no “semiconductor” deviation from the Fowler–Nordheim equation was observed. I – V characteristics measured in cells of a 10×10 matrix, with a cell spacing of 50 μm demonstrated reasonable uniformity and reproducibility. © 2001 Elsevier Science Ltd. All rights reserved.

1. Introduction

Low-voltage field-emission cathodes are a promising type of electron source for vacuum microelectronics devices. During the last 10 years, a broad collection of new emissive materials such as diamond and diamond-like carbon, compound semiconductors, noble metals, etc., have been used for field-emission cathode fabrication. Single crystal silicon, because of its advantages in VLSI technology still remains one of the most frequently used materials for many applications including flat-panel display, multi-beam lithography, microscopy, and data-storage devices [1,2]. However as the size of the single-crystal Si substrates increases, the factors related to manufacturing cost and technological complexity impose further limitation on fabrication of the cathodes

for flat-panel displays and microelectro-mechanical systems. Polycrystalline silicon may be considered as a good alternative to single crystalline silicon because it can be deposited cost effectively over large size dielectric substrate and still be compatible with traditional semiconductor manufacturing methods.

Recently, it was found by Boswell and colleagues in diode emission tests that polycrystalline silicon field emitters fabricated using wet etching methods exhibit an emission behavior similar to single crystal silicon emitters [3]. It was observed that the oxidation sharpening had little effect on the field-emission characteristics due to the presence of sharp emitting silicon tips in a polycrystalline material. In a structure fabricated by Uh and others, both single crystal and polysilicon gated field-emission arrays were fabricated on oxidized silicon substrates using RIE and sharpening oxidation. Stable emission currents of 0.1 $\mu\text{A}/\text{tip}$ were measured at 82 V for polycrystalline tips with a gate aperture of 1.2 μm and at 80 V for single-crystal tips with gate aperture 1.6 μm [4]. This result is similar to the data obtained previously from excellent, uniform, very-low turn-on

^{*} Corresponding author. Tel.: +1-530-752-0583; fax: +1-530-752-9217.

E-mail address: nchubun@ece.ucdavis.edu (N.N. Chubun).

voltage single crystal silicon field-emission arrays described by Ding et al. [5].

In this current report, we present a new method of fabrication of field-emission matrix arrays consisting of individually (or “singly”) addressable tips for multi-beam vacuum microelectronics device applications. The experimental characteristics of the field-emission matrix, fabricated using polysilicon on insulated substrates are measured and discussed.

2. Fabrication

The singly addressable field-emission cathode matrix consists of polysilicon “stripes” in which the emission tips are formed, over coated with oxide and having metal stripes, perpendicular to the polysilicon lines, which are used to form the gates. Fig. 1 shows, schematically, the matrix structure. The emission cells consisting of single gated tips can be individually addressed by applying electrical potential to a selected pair of gate (row) and tip (column) electrodes in the matrix array.

The fabrication process requires a silicon-oxide–silicon structure consisting of a silicon substrate with at least 1 μm of oxide and 3 μm of polycrystalline silicon. Initial polysilicon deposition techniques, performed at standard 620°C, resulted in a surface with significant roughness and large silicon grain size. This influenced the minimum feature size obtainable (we use Karl Suss MA-6 vacuum contact lithography) and had a negative effect on the shape and geometry of the silicon tips. To reduce the grain size and to provide a more smooth coating, we lowered the deposition temperature to the value of 590°C.

The initial resistivity of the polycrystalline silicon layer exceeded 100 $\text{k}\Omega\text{cm}$, which was too high for our application. To reduce the resistivity, the layer of polysilicon was doped by phosphorus ion implantation using a dose of $3 \times 10^{14} \text{ cm}^{-2}$ at 80 keV. No subsequent annealing was performed. The polysilicon was oxidized for

2 h at 1100°C to obtain a 0.15 μm thick SiO_2 layer. The oxidation time was sufficient for annealing and impurity activation. After oxidation, the measured bulk resistivity of the polysilicon layer was close to 3 Ωcm and the sheet resistance was 10 $\text{k}\Omega/\square$. This resistivity enabled us to obtain series resistors of 1 $\text{M}\Omega$ for each emission tip. The resistors proved to stabilize the field emission current from the individual tips, as expected.

Following the ion implantation step, the oxide layer was then coated with 0.1 μm chromium to provide an etch mask. The process flow of the singly addressable array fabrication includes two chrome-oxide–polysilicon structure-etching steps. The first step produces a simple system of insulated polysilicon cathode stripes, which do not require high-resolution lithography. We tested a variety of wet etching processes of chromium, silicon dioxide, and polysilicon layers for this technological step. Good results were obtained, including tilted sidewalls of polysilicon cathode stripes in which the cathodes are later etched. The cross-section provided effective step-coverage of the cathode stripes afterward with gate metal layer. Although dry etching of polysilicon was also investigated, the sidewalls were excessively vertical and it was found that wet etching resulted in better uniformity across a 4 in. wafer.

The second masking and etching step forms the tip portion of the cathode electrodes, leaving a 1 μm diameter chromium/oxide tip cap where the tip is to be formed. Because of the grain structure of polysilicon, under tip etching, it is extremely important to use isotropic reactant during the tip formation. Plasma etching in sulfur SF_6/O_2 gas mixture as well as pure SF_6 was attempted. It is found that pure SF_6 provides more smooth and uniform etching in comparison with mixtures containing 10% and 50% O_2 . The tip etch is continued until the diameter of the narrowest part of the tip decreases down to 0.2 μm as shown in Fig. 2.




Fig. 1. The matrix structure: 1 – oxide layer, 2 – resistor arm, 3 – field-emission tip, 4 – polysilicon core, 5 – gate electrode.




Fig. 2. Polycrystalline silicon tip before oxidation sharpening. Oxide cap is on the top of the tip.




Fig. 3. A completed “volcano-type” field-emission cell, having 0.3 μ m gate opening and approximately 15 nm tip curvature radii.

At this point oxidation sharpening is used. A combination of wet and dry oxygen is used because tip sharpening is more effective in dry oxygen at low temperature, however the oxidation time would be exceedingly long if only dry oxidation is used. This oxidation also increased the thickness of oxide on the surface of cathode stripes and reduced the gate-cathode current leakage.

The gold film used as a gate electrode was deposited by electron-beam evaporation using the method we have previously described elsewhere [6]. As a result, the gate metal is coated on the sidewall of the tip and is barely masked by the oxide cap. This method allows us to form the gate aperture having a diameter of 0.3–0.4 μ m using conventional optical lithography technology with resolution normally producing larger feature sizes. Tip caps were subsequently removed by wet etching of the silicon dioxide. The final “volcano-type” emission cell is shown

in Fig. 3. The typical tip curvature radius is estimated using microscopy to be on the order of 15 nm.

3. Results and discussion

We tested the electrical and emission properties of the cathodes in a matrix configuration. No electrical cross-leakage between the cathode stripes and the gate electrodes in air was observed (up to 10 V DC and 1 nA sensitivity). Field emission properties of the cathodes were measured in vacuum chamber under a residual gas pressure of 10^{-8} Torr. Characterization was performed without bake out of the vacuum system. No tip conditioning or field forming steps were performed. The Hewlett-Packard 4142B modular DC source/monitor was used to acquire the emission data. The gate electrode was grounded, positive potential (up to 100 V) applied to stainless steel foil anode, and cathode had a negative bias. Anode-cathode spacing was approximately 1 mm.

Fig. 4a shows the turn-on part of current-voltage characteristic obtained from single-cell cathode with a gate opening 0.4 μ m. It was found that emission current of 1 nA is first registered at a gate voltage 25 V, increasing to 10 nA at 30 V. The Fowler-Nordheim (FN) plot for this region is a straight line, as shown on Fig. 4b. To achieve 1 μ A we needed to increase the voltage between the tip and the gate to 68 V. The I - V characteristics and FN plot for this range of current are shown in Fig. 5a and b respectively. For this range of current, no “semiconductor” deviation from FN equation was observed. We consider that the combination of sufficient doping level within silicon grains and high sheet resistivity on the grain borders are responsible for this behavior. The minor shifts in the plot in Fig. 5b could be explained by fluctuations of emission current, which are




Fig. 4. (a) Turn-on part of I - V characteristic and (b) the FN plot of single-tip cathode.




Fig. 5. (a) Anode current vs. gate voltage plot and (b) the FN plot for the anode current up to 1000 nA.

usually significant for single tip field emitters. The dependence of anode current varying with gate and anode voltage as a parameter (e.g. “triode characteristics”) is shown in Fig. 6. It should be noted that the emission current captured by the gate electrode did not exceed 1–2% of the anode current. The experimental lifetime tests performed for six individual cathodes for the periods up to 200 h did not demonstrate any significant degradation of the emission properties. Several cathodes were damaged under attempts to extract and maintain maximum possible levels of emission current. It was observed that tip damage by emission current occurred under loading of 1.5 $\mu\text{A}/\text{tip}$. These attempts often resulted in the tip exploding, as shown in Fig. 7. High electrical and heat conductivity of the gold gate film and M Ω resistivity of cathode strip minimized damage of the structure, which is important for high-density matrix applications. I - V characteristics of selected cells in 10×10 matrix, with the distance between adjacent emitters of 50 μm were measured demonstrating that the emission




Fig. 7. SEM picture showing an exploded cell, caused by excessive steady-state cathode current.

current does not appear to be affected significantly by the random crystalline orientation of the emitting tip crystallite of each cathode.

Acknowledgements

The authors acknowledge the helpful input of Dr. Si-Ty Lam, and his colleagues, of Hewlett Packard Labs. This work was funded through the DARPA-MTO MEMS program under contract agreement F30602-98-3-0232, administered by the US Air Force Material Command.

References

- [1] Trujillo JT, Hunt CE. Low-voltage silicon gated field-emission cathodes for vacuum microelectronics and e-beam applications. *JVST B* 1993;11(2):454–8.
- [2] Lee JH, Kang SW, Kim SG, Song YH, Cho KI, Yoo HJ. A new fabrication method of silicon field emitter array with local oxidation of polysilicon and chemical-mechanical-polishing. *Proc of IVMC'99*, St. Petersburg, Russia, 7–12 July, 1996, p. 415–8.




Fig. 6. Anode current vs. gate voltage at different anode potentials relative to gate potential (e.g. “triode characteristics”).

- [3] Boswell EC, Huq SE, Huang M, Prewett PD, Wilshaw PR. Polycrystalline silicon field emitters. *JVST B* 1996;14(3): 1910–3.
- [4] Uh HS, Kwon SJ, Lee JD. Process design and emission properties of gated n⁺ polycrystalline silicon field emitter arrays for flat panel display applications. *JVST B* 1997; 15(2):472–6.
- [5] Ding M, Kim H, Akinwande AI. High uniformity and low turn-on voltage Si FEAs fabricated with CMP. *Proc IVMC'99, Darmstadt, Germany, 6–9 July, 1999*, p. 370–1.
- [6] Trujillo JT, Chakhovskoi AG, Hunt CE. Low voltage silicon field emitters with gold gates. *Proc of the Eighth International Vacuum Microelectronics Conference, Portland, OR, July 30–August 3, 1995*, p. 42–6.