A V-band Self-Healing Power Amplifier with Adaptive Feedback Bias Control in 65 nm CMOS

Jenny Yi-Chun Liu¹, Adrian Tang¹, Ning-Yi Wang¹, Qun Jane Gu², Roc Berenguer³, Hsieh-Hung Hsieh⁴, Po-Yi Wu⁴, Chewnpu Jou⁴ and Mau-Chung Frank Chang¹

¹University of California, Los Angeles, CA ²University of Florida, Gainesville, FL ³University of Navarra, Spain ⁴Taiwan Semiconductor Manufacturing Company, Taiwan

A self-healing two-stage 60 GHz power Abstract amplifier (PA) with amplitude/phase compensation is realized in 65 nm CMOS. An adaptive feedback bias scheme with three control knobs is proposed to extend the linear operating region and enhance chip-to-chip performance yield; allowing a 5.5 dB improvement of the output 1-dB compression point (P_{1dB}) and a less than 2% chip-to-chip gain variation. At a 1 V supply, the fully differential PA achieves a saturation output power (Psat) of 14.85 dBm with a peak power-added-efficiency (PAE) of 16.2%. With the onchip amplitude compensation, the P_{1dB} is extended to 13.7 dBm. With the on-chip phase compensation, the output phase variation is minimized to less than 0.5 degree. To the best of our knowledge, this PA provides the highest Psat and PldB with simultaneous high PAE for a single PA reported to date. The PA delivers a linear gain of 9.7 dB and has a 7 GHz bandwidth from 55.5 to 62.5 GHz with a very compact area of 0.042 mm².

Index Terms — CMOS, millimeter wave integrated circuits, power amplifier, transformers, V-band.

I. INTRODUCTION

Multi-Gb/s short-range wireless applications at 60 GHz require high-yield, linear PAs to meet both low cost and stringent RF linearity specifications. As device size continues to scale down, process variations become significant and deteriorate the design-formanufacturability (DFM) of high performance PAs. To concurrently solve the problems of yield and linearity, this paper presents a new concept of tunable self-healing output profile with feedback control that adjusts its output profile in response to process variations and linearizes the AM-AM profile as shown in Fig. 1. This unique aspect of PA design has not been reported in recent publications [1-8].

The nonlinear transconductance and temperaturedependent mobility of deep-scaled CMOS often result in early gain compression in PAs. This leads to a soft gain profile which has a large separation between P_{sat} and P_{1dB} that severely limits the linear operating range under a constrained supply voltage. Extending P_{1dB} can fully utilize the limited supply voltage to maximize the linear power region, thus increasing the transmitted power while satisfying the spectrum and constellation requirements.



Fig. 1. Self-healing transmitter block diagram and flow chart.



Fig. 2. Schematic of the 2-stage PA.

Our novel feedback structure enables this feature. This proposed architecture demonstrates the first high performance linear CMOS PA with amplitude and phase compensation, and simultaneous performance yield improvement with only 2% chip-to-chip gain variation.

II. SELF-HEALING POWER AMPLIFIER DESIGN

A two-stage PA is designed for high output power, high efficiency and high linearity with a compact size. This PA is a fully differential transformer-coupled design in 65 nm 1P6M standard CMOS process as shown in Fig. 2. This process offers six metal layers with one thick top metal for low-loss passive design and interconnects.

Fully differential configuration is chosen to minimize the interferences to other blocks, lower the even-order harmonics, and reject common-mode noise. The two stages are both designed with the common source topology to maximize voltage headroom under a limited power supply. Resistors are added at the gate of the first stage to stabilize the amplifier. The amplifier is biased at class-AB region to balance gain, power and efficiency.

This design utilizes transformers to provide a compact impedance matching and a simple biasing scheme applied at the center-taps. The high-pass characteristic of the transformers ensures stability at low frequencies. At input and output, the transformers convert single-ended signals to differential ones and vice versa to simplify testing complexity. The width of the input transformer (T_1) is relatively narrow (4 µm) to minimize the coupling capacitance from coils to substrate to maximize the selfresonant frequency. Both the primary and secondary coils are implemented on the top metal to maximize the quality factors. The width of the inter-stage and output transformers (T_2 and T_3) is wider (10 µm) to match with large devices in the last stage and to provide sufficient current-handling capability (> 100 mA). Because of its large size, a vertically-stacked transformer is adopted for a compact design. Stabilizing resistors are inserted at the center-taps of the transformers to improve the commonmode stability.

In order to maximize the linear operating power range, a novel feedback bias control loop (M₁-M₃, R₁, R₂, C₁) with small area (0.5%) and power (1%) overheads is applied to the last stage to dynamically adjust its gate bias V_{FB} according to the output power level. Low-threshold PMOS devices (M_1/M_2) are connected to the last stage to sense the output voltage. These two transistors have negligible effect on the PA performance due to their small loading imposed on the PA. Depending on the sensed output voltage swing, the feedback loop adjusts the gate bias of the last stage in real-time. The physical size of the feedback transistors (M_1/M_2) sets the range and the rate of change in the feedback bias V_{FB} . The optimal V_{FB} curve is first acquired from simulation to minimize DC power consumption in the low power region and adaptively increase the gain while power increases. The sizes of M_1/M_2 are selected accordingly so that the feedback bias matches the optimal one from simulation. A 1 pF capacitor (C_1) is inserted to filter the high frequency components. By properly selecting the parameters of R_1 , R_2 , and C_1 , the bandwidth of the loop can be set higher than that of the signal envelope. Therefore, the dynamic gate voltage can promptly track the input signal envelope.

Three voltage control knobs, $V_{DD_{-}FB}$, ENB_{FB} , and V_{B2} , shape the gain profile in three different aspects as

indicated in Fig. 2. At low input power, the feedback transistors are off, and the gate voltage V_{FB} is set by V_{B2} and the resistor network $(R_1 \text{ and } R_2)$ at a low level to optimize efficiency. The linear gain is determined by V_{B2} . As the output voltage swing becomes larger than the threshold voltage of the feedback transistors, the feedback loop turns on and controls V_{FB}. Transistor M₃ acts as an enabler of the loop. Tuning the gate voltage of M₃ (ENB_{FB}) adjusts the feedback factor that determines the amount of the gain expansion \triangle Gain_{max}. V_{DD FB} controls the triggered power where the feedback action occurs by changing the threshold voltage of the feedback transistors. V_{FB} starts at 0.45 V in the small-signal region and eventually increases to 0.75 V in the saturation region. This loop does not create any stability issues because the poles of the loop are far below 60 GHz.

Besides amplitude distortion, phase distortion also affects signal linearity in CMOS PAs. A PMOS-based capacitance compensation is applied to heal phase distortion by choosing the sizes of the PMOS devices (M_4/M_5) to cancel the nonlinear NMOS capacitor C_{gs} in the PA [9]. The effects of including the PMOS devices are accounted for in the design by properly selecting the transformer T_2 such that there is no gain and power degradation.

III. SELF-HEALING ALGORITHM

In deep-submicron CMOS, process variation is the predominant cause of chip-to-chip performance variations that limit performance yield. The proposed PA in conjunction with a self-healing controller (SHC) and a power sensor (not integrated in this work) can overcome the limitations imposed by process and environmental variations as shown in Fig. 1. The controller receives the data provided by the calibrated power sensor at the PA output and returns three voltage knob signals, $V_{DD_{c}FB}$, ENB_{FB}, and V_{B2} , to the PA. One can effectively shape the gain profile of the PA to simultaneously overcome process variations and gain compression to meet the linearity specifications by tuning these knobs. The proposed healing algorithm as shown in Fig. 1 is as follows:

- (i) A low-power reference signal is generated and fed into the PA. By monitoring the calibrated output power, the self-healing engine can resolve the linear gain and optimize it by adjusting V_{B2}.
- (ii) After the linear gain is healed, a power sweep is conducted to obtain the $\Delta \text{Gain}_{\text{max}}$ and $\Delta \text{Gain}_{\min}$ as shown in Fig. 2. To avoid signal distortion and extend P_{1dB} closer to P_{sat}, both Δ values should be kept within a certain range (e.g. 1 dB). V_{DD_FB} can be adjusted to tune the location and the amount of



Fig. 3. Chip micrograph of the proposed PA.



Fig. 4. Measured S-parameteres of the PA.



Fig. 5. Measured gain of the PA with and without the loop.

the gain expansion. It should be chosen that $\Delta Gain_{min}$ is less than 1 dB.

(iii) ENB_{FB} is tuned to adjust \triangle Gain_{max}.

IV. MEASUREMENT RESULTS

The chip micrograph of the PA is shown in Fig. 3. The PA occupies a compact area of $0.76 \times 0.47 \text{ mm}^2$ including the pads.

The measured S-parameters are shown in Fig. 4 with a peak linear gain of 9.7 dB at 59 GHz. The 3-dB bandwidth is 7 GHz from 55.5 GHz to 62.5 GHz. The stability factor K larger than one across the entire spectrum demonstrates unconditional stability.

Single-tone large-signal performance of the PA is performed by a V-band source module HP 83557A and an Agilent V8486A V-band power sensor. To show the effectiveness of the feedback control loop, a PA without the loop is fabricated for comparison. Fig. 5 shows the gain profiles of the PAs with and without the loop operated at a 1 V supply. In the small-signal region, both PAs have the same linear gain. As the input power increases, the PA without the feedback loop starts to



Fig. 6. Measured gain, output power, and PAE of the PA.



Fig. 7. Measured P_{sat} vs. frequency of the PA.



Fig. 8. Measured S21 phase with and without phase compensation.

compress because of the limited maximum current, whereas the one with the loop remains relatively constant until it experiences expansion before its eventual compression. The gain of the PA with the feedback loop compresses by 0.6 dB and then expands by 0.1 dB relative to its small-signal level before it reaches P_{1dB} . The P_{1dB} differs by 5.5 dB between two PAs with and without the feedback bias control.

The output power, gain, and PAE of the proposed PA are shown in Fig. 6. The P_{1dB} and P_{sat} of the PA with the feedback loop are 13.7 dBm and 14.85 dBm, respectively. The measured peak PAE is 16.2%. Fig. 7 shows the P_{sat} as a function of frequency. More than 10 dBm of P_{sat} is achieved from 52–63 GHz. P_{sat} measurement above 63 GHz is limited by the input signal from the V-band source.

The measured S21 phase is shown in Fig. 8. The S21 phase variation reduces from 1.7° to 0.4° by applying the on-chip PMOS-based phase compensators.

Two CW signals at 59 GHz and 59.1 GHz are applied to the input of the PA to measure its third-order intercept



Fig. 9. Measured two-tone performance of the PA.



Fig. 10. Measured gain with and without healing.

point. The measured fundamental tone at 59 GHz and the third-order inter-modulation tone at 58.9 GHz are shown in Fig. 9. The extrapolated output third-order intercept point is 20.4 dBm.

To demonstrate the self-healing concept, four chips are measured by controlling the three knobs externally. The results are shown in Fig. 10. Before applying the healing algorithm, three control knobs are biased at fixed voltages and the gain profiles show variations in both small- and large-signal regions. After externally controlling the three knobs as described in section III, the four chips show a significantly reduced gain variance of 2%, as compared to 22% before healing.

V. CONCLUSION

A V-band self-healing PA with adaptive feedback bias control using 65 nm CMOS process is designed and demonstrated. With the proposed on-chip tunable output profile technique, the linear operation region is effectively extended by 5.5 dB. This compact PA achieves large output power, high linearity and high PAE simultaneously. It delivers a P_{sat} of 14.85 dBm and a P_{1dB} of 13.7 dBm with 16.2% peak PAE. Table 1 summarizes the performance of this PA with the highest figure-ofmerit=69.6 (defined by PAE* $P_{sat}/(P_{sat}-P_{1dB})$) that compares favorably to previously published V-band PAs. The measured results from four chips demonstrate the selfhealing capability of the PA in improving performance yield by algorithmically adjusting the control knobs. The PA validates a self-healing concept and provides a highlyhigh-performance-yield linear and solution for applications spectrum-efficient digital in the communication systems.

COMPARISON OF 60 GHZ SILICON PAS									
	This work	[1]	[2]	[3]	[4] *	[5]	[6]	[7] [⋇]	[8]
Technology (nm)	65	45	65	90	90	65	65	65	65
V _{DD} (V)	1	1.1	1	1	1	1.2	1.2	1.2	1
Gain (dB)	9.4	6	15.8	10	4.2	13.7	8.5	14.3	30
P _{sat} (dBm)	14.85	13.8	11.5	12.6	14.2	14.2	7.2	16.6	10.6
P _{1dB} (dBm)	13.7	11	2.5	8.8	12.1	12.2	4.2	11	6.8
Peak PAE (%)	16.2	7	11	6.9	5.8	8.4	2.3	4.9	18
Area (mm ²)	0.042	0.05	0.05	0.64 *	1.19*	1.2*	0.06	0.46*	0.05
PAE @ P _{1dB} (%)	13.5	6 #	5 #	< 5 #	< 5 #	n/a	n/a	< 5 ‡	7.7
Phase compensation	Yes	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a
PAE*Psat/(Psat-P1dB)	69.6	14.7	12.6	11.8	15.1	22.8	4.6	6.8	35.3

* Including pads FoM: PAE(%)*P_{sat}(mW)/(P_{sat}-P_{1dB})(mW) # Estimated from figures * power combining

ACKNOWLEDGEMENT

This work is supported in part by DARPA/US Navy Grant # N66001-09-1-2030.

REFERENCES

- [1] K. Raczkowski, S. Thijs, W. D. Raedt, B. Nauwelaers, and P. Wambacq, "50-to-67GHz ESD-Protected Power Amplifiers in Digital 45nm LP CMOS," *ISSCC Dig. Tech. Papers*, pp. 382 – 383, Feb. 2009.
- [2] W. L. Chan, J. R. Long, M. Spirito, and J. J. Pekarik, "A 60GHz-band 1V 11.5dBm power amplifier with 11% PAE in 65nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 380 – 381, Feb. 2009.
- [3] N. Kurita and H. Kondoh, "60GHz and 80GHz wide band power amplifier MMICs in 90nm CMOS technology," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 39 – 42, Jun. 2009.
- [4] M. Bohsali and A. M. Niknejad, "Current combining 60GHz CMOS power amplifiers," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 31 – 34, Jun. 2009.
- [5] T. Quemerais, L. Moquillon, V. Huard, J. –M. Fournier, P. Benech, N. Corrao, "DC hot carrier stress effect on CMOS 65nm 60 GHz power amplifiers," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 351–354, Jun. 2010.
- [6] S. Aloui, E. Kerherve, R. Plana, and D. Belot, "RF-pad, transmission lines and balun optimization for 60GHz 65nm CMOS power amplifier," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 211 – 214, Jun. 2010.
- [7] B. Martineau, V. Lnopik, A. Siligaris, F. Gianesello, and D. Belot, "A 53-to-68GHz 18dBm power amplifier with an 8-Way combiner in standard 65nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 428 429, Feb. 2010.
- [8] M. Boers, "A 60GHz transformer coupled amplifier in 65nm digital CMOS," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 343 – 346, Jun. 2010.
- [9] C. Wang, M. Vaidyanathan, and L. E. Larson, "A capacitance compensation technique for improved linearity in CMOS class-AB power amplifiers," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1927 – 1937, Nov. 2004.

TABLE I Comparison of 60 GHz Silicon PAs