A 54-84 GHz CMOS SPST Switch with 35 dB Isolation

Ran Shu1, Adrian Tang1,2, Brian Drouin2, Qun Jane Gu1
1 High Speed Integrated Circuits and Systems Lab, University of California, Davis, USA
2 Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109-8099, USA

Abstract—This paper presents a hybrid design based, CMOS millimeter-wave (mm-wave) single-polar single-throw (SPST) switch. The circuit design starts from the analysis and optimization of a distributed structure, while implemented using coupled lump elements for performance improvement and area-efficient layout. Moreover, a specific bias scheme is used to further decrease insertion loss by more than 0.5 dB. This SPST switch achieves higher than 35 dB isolation over an ultra-wide frequency range, from 54 GHz to 84 GHz, a minimum 1.7 dB insertion loss, and <-10 dB return loss with 0.012 mm² chip area in 65 nm CMOS. This design achieves more than 10 dB enhancement of isolation by comparing with state-of-the-arts while maintaining similar insertion loss.

Index Terms—SPST switch, high isolation, millimeter-wave, 65 nm CMOS.

I. INTRODUCTION

For mm-wave applications including passive imaging, short-range communication and sensing, switches [1]–[3] are essential components for transmitting-receiving functions, signal-routing and modulation. The important specifications include insertion loss, isolation, return loss as well as power handling ability.

Different from the traditional series-shunt switch architecture in RF frequency ranges, most of the published mm-wave switches remove the series switch to reduce insertion loss [1][2]. However, isolation performance degrades without series switches.

This work starts from a detailed analysis of switch insertion loss and isolation, optimization and their trade-offs, and then devises a simplified design for optimum performance that is verified by a hybrid mm-wave SPST design in 65 nm CMOS technology. The paper organizes as follows. First, the architecture of mm-wave SPST switches is analysed, followed by the design details of an E-band switch design. The measurement results are then presented with conclusions at the end.

II. CIRCUIT ANALYSIS AND DESIGN

A. Architecture Analysis

Due to removing the series transistor in switches, the design of a shunt transistor based switch faces direct trade-offs between insertion loss and isolation. A shunt transistor can be modelled as a channel resistor Ron at on-state and a combination of resistor Ron and capacitor Coff at off-state. The on-state resistance Ron determines the isolation performance, a smaller Ron leads to a higher isolation by using a larger device size. On the other hand, a larger device size increases Coff, resulting in higher insertion loss and a narrower bandwidth.

A few approaches have been reported to improve switch performances. For example, a transmission-line (TL) stub can be added parallel with the shunt switch to compensate Coff, effectively broadening the operating bandwidth [1]. A π-type network based mm-wave SPST switch improves the isolation [4]. To further improve isolation, more stages may be added, as shown in Fig. 1, which leads to a distributed structure [2][5]. However, there is no prior art elaborating the optimum number of stages for both insertion loss and isolation.

![Fig. 1 Distributed SPST switch structure](image)

With the help of ABCD-parameters, the S21 and S12 of the two-port network in Fig. 1 can be concluded as [5]

\[
S_{21} = S_{12} = \frac{2}{2 + Z_n Y} \tag{1}
\]

where \(Z_n\) is the characteristic impedance of the system, \(n\) is the number of stages, while \(Y\) represents the Y-parameter of each shunt transistor. The isolation and insertion loss of the switch can be calculated as

\[
|ISO| = |S_{21-on}| = \frac{2}{2 + Z_n Y_{on}} = \frac{2}{2 + \frac{Z_n}{R_{on}} Y_{on}} \approx \frac{2R_{on}}{Z_n Y_{on}} \tag{2}
\]

\[
|IL| = |S_{21-off}| = \frac{2}{2 + Z_n Y_{off}} \tag{3}
\]

Eq. (2) shows high isolation need be achieved by either increasing \(n\) or enlarging the transistor size to reduce \(R_{on}\). The approach to increase transistor size for better isolation is limited when the size becomes large. The reason is that the transistor includes not only an on-resistor \(R_{on}\), but also
parasitic capacitance in on-state. The parasitic capacitance eventually degrades the isolation when the device is too big. Therefore increasing number \( n \) becomes more effective. As shown in Eq. (2), the isolation performance has a comparatively linear relationship with \( n \). Therefore, it is preferred to design a multi-stage distributed architecture when targeting high isolation performance, while keep each stage transistor at a relatively small size, which results in a high \( R_{\text{off}} \) and small \( C_{\text{off}} \). However, the caveat of this approach is the negligence of TLs losses. When too many stages are incorporated, insertion loss from TLs becomes an issue, which leads to an optimum \( n \) to balance insertion loss and isolation.

![Fig. 2 simulated insertion loss (I.L.) and isolation of distributed SPST switch versus different stage number \( n \)](image)

Fig. 2 compares the simulated insertion loss and isolation of three distributed SPST switches versus different stage number \( n \). In this simulation, standard transistor model and microstrip TLs are used. The transistor size and TLs length are optimized for low insertion loss and high isolation. The pass-band is centred at around 60 GHz. As expected, the isolation is continuously increased with a larger number of stages. The degradation of insertion loss between 2-stage and 3-stage architecture is negligible. In addition, thanks to the distributed architecture, the 3-stage SPST switch offers a larger bandwidth than its 2-stage counterpart. However, when \( n \) increases to 4, insertion loss suffers from a remarkable degradation, although a higher isolation can be realized. Therefore, 3-stage SPST switch structure is adopted in this design.

**B. Circuit design**

The schematic of the designed SPST switch is shown in Fig. 3 (a). According to above analysis, the SPST switch employs three shunt transistors for the optimum 3-stage structure. Unlike the conventional distributed structure, the SPST switch is implemented using lump devices to save chip area as shown in Fig. 3 (b). A symmetrical inductor is employed to represent two TLs with the second stage transistor \( M_2 \) connected to its centre-tap. The other two shunt transistors \( M_1 \) and \( M_3 \) are connected to the two terminals of the inductor respectively. The invented hybrid design results in an area-efficient layout by replacing two individual TLs.

![Fig. 3 (a) SPST switch schematic and (b) hybrid implementation of the SPST switch](image)

Furthermore, the hybrid layout induce coupling between two half inductors, which is utilized to improve the performance. Its effect is investigated in simulation using ideal inductors with different inductance and coupling coefficient, to keep the centre frequency at 67 GHz. As shown in Fig. 4, insertion loss shows a strong dependence on the coupling coefficient \( k \) in the entire band, a larger \( k \) resulting in less insertion loss. This coupling has a negative influence on the isolation. A large \( k \) reduces isolation, but this effect is more prone to occur in the frequency range higher than the centre frequency. For the designed switch in E-band, an optimum \( k \) around 0.3 is chosen, which could reduce insertion loss and maintain the isolation around centre frequency. Above 0.5 dB improvement of insertion loss is accomplished due to this coupling. When it comes to a real inductor design, the inductor size is shrunk artificially due to the mutual inductance generated by this coupling. Accordingly, smaller inductor size results in higher quality-factor and less coupling to the substrate, especially in mm-wave band. These advantages eventually benefit both the insertion loss and isolation. The inductor is EM-simulated in ADS momentum to attain accurate model for circuit simulation.
Using this distributed architecture, the transistor size must be optimized for a balanced performance. With 60 μm/60 nm size, the switch transistor provides a $R_{on}=5.8 \ \Omega$, $R_{off}=1.5 \ \kappa\Omega$ and $C_{off}=28 \ \text{fF}$. Although this size cannot offer a very small $R_{on}$, the switch is still able to realize a >30 dB isolation in simulation, due to the optimized distributed structure and hybrid layout. The transistor is designed in a triple-well as described in Fig. 5 (a). The transistor’s gate, bulk and deep-Nwell (DNW) are all ac-floated by 10 kΩ large resistors to reduce signal leakage under large signal condition [6]. On the other hand, bulk and DNW are both biased to make sure the diodes shown in Fig. 5 (a) are reverse-biased. Consequently, the signal at the S/D sees extremely large impedance to the substrate, resulting in lower insertion loss.

A special bias scheme is used to improve the insertion loss. Unlike other mm-wave switch design which leaves the D of transistors unbiased, D is biased to the reversed voltage of $V_{ctrl}$ through a 14 kΩ large resistor. A larger resistor is used here than the body-floating, because the signal at D sees a smaller impedance to the bias voltage than to the substrate. From the transistor’s I/V characteristics shown in Fig. 5 (b), the off-state resistance $R_{off}$ increases from point A (D unbiased) to point B (D reverse biased from $V_{ctrl}$). The transistor operates in cutoff region. Fig. 6 shows the simulated insertion loss comparison between these two cases, which presents more than 0.5 dB improvement due to the new bias scheme.

III. MEASUREMENT AND DISCUSSION

The switch was fabricated in a standard bulk 65 nm CMOS technology with a 6-metal back-end. The switch core circuit occupies only 100×120 μm² area. The on-wafer S-parameter measurement is conducted with the setup shown in Fig. 7. The system is calibrated to probe tip using SLOT approach. Therefore, the pads loss is included in the measurement results.

The measured and simulated small-signal performances are compared in Fig. 8 with good agreement. In the pass-mode, the operating bandwidth is centered at 70GHz. The SPST switch achieves <-10 dB return loss from 54 GHz to...
84 GHz. The minimum insertion loss is 1.7 dB at 65 GHz. It has less than 4 dB insertion losses between 35 GHz and 85 GHz, which can satisfy our application requirement.

When shunt switches are all in on-state, the SPST switch provides a very high isolation, >35 dB from 54 GHz to 84 GHz. The isolation maintains well down to 0.9 V. Even with 0.6 V supply voltage, isolation can still be higher than 20 dB. The insertion loss is independent to supply voltage.

The large signal measurement is plotted in Fig. 10 at 60 GHz. The loss of connection and probes has been calibrated. It shows a 10.5 dBm input-referred P1dB compression-point.

IV. CONCLUSION

A 54 GHz-84 GHz SPST switch is presented with optimized distributed structure while implementing with lumped components by leveraging coupling coefficient. It demonstrates 1.7 dB minimum insertion loss and <-10 dB return loss over an ultra-wide operating range from 54 GHz to 84 GHz. Furthermore, a larger than 35 dB isolation is achieved in the entire band. With the invented hybrid implementation composed of a distributed structure and coupled lump elements, more than 10 dB isolation improvement is realized with similar low insertion loss, by comparing with state-of-the-art reports.

**TABLE I**

<table>
<thead>
<tr>
<th>Ref.</th>
<th>[1]</th>
<th>[3]</th>
<th>[4]</th>
<th>[7]</th>
<th>[8]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type</td>
<td>SPDT</td>
<td>SPDT</td>
<td>SPDT</td>
<td>SPST</td>
<td>SPST</td>
<td>SPST</td>
</tr>
<tr>
<td>BW (GHz)</td>
<td>50-70</td>
<td>57-66</td>
<td>94-110</td>
<td>42-70</td>
<td>44-54</td>
<td>54-84</td>
</tr>
<tr>
<td>Min I.L. (dB)</td>
<td>1.5</td>
<td>2</td>
<td>4</td>
<td>1.25</td>
<td>1.9</td>
<td>1.7</td>
</tr>
<tr>
<td>R. L. (dB)</td>
<td>&lt;-8</td>
<td>&lt;-10</td>
<td>-10</td>
<td>&lt;-5</td>
<td>&lt;-10</td>
<td>&lt;-10</td>
</tr>
<tr>
<td>ISO. (dB)</td>
<td>&gt;25</td>
<td>&gt;21</td>
<td>&gt;25</td>
<td>&gt;18</td>
<td>18</td>
<td>&gt;35</td>
</tr>
<tr>
<td>IP1dB (dBm)</td>
<td>13.5</td>
<td>13.8*</td>
<td>N/A</td>
<td>2</td>
<td>21*</td>
<td>10.5</td>
</tr>
<tr>
<td>Tech</td>
<td>90 nm</td>
<td>130 nm</td>
<td>65 nm</td>
<td>CMOS</td>
<td>SiGe</td>
<td>CMOS</td>
</tr>
</tbody>
</table>

*simulation results

ACKNOWLEDGMENT

Portions of this work were performed at the Jet Propulsion Laboratory, California Institute of Technology under contract with the National Aeronautics and Space Administration.

REFERENCES